JP2009522875A - 高速スイッチングのための周波数合成の新規方法 - Google Patents
高速スイッチングのための周波数合成の新規方法 Download PDFInfo
- Publication number
- JP2009522875A JP2009522875A JP2008548694A JP2008548694A JP2009522875A JP 2009522875 A JP2009522875 A JP 2009522875A JP 2008548694 A JP2008548694 A JP 2008548694A JP 2008548694 A JP2008548694 A JP 2008548694A JP 2009522875 A JP2009522875 A JP 2009522875A
- Authority
- JP
- Japan
- Prior art keywords
- frequency
- signal
- digital frequency
- synthesizer
- digital
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title description 10
- 230000015572 biosynthetic process Effects 0.000 title 1
- 238000003786 synthesis reaction Methods 0.000 title 1
- 238000004891 communication Methods 0.000 claims description 7
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 claims 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 claims 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 claims 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 claims 1
- 230000011664 signaling Effects 0.000 claims 1
- 238000013461 design Methods 0.000 abstract description 10
- 238000010586 diagram Methods 0.000 description 8
- 239000013078 crystal Substances 0.000 description 5
- 238000012935 Averaging Methods 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 238000001914 filtration Methods 0.000 description 3
- 238000010295 mobile communication Methods 0.000 description 3
- 230000010355 oscillation Effects 0.000 description 2
- 238000004140 cleaning Methods 0.000 description 1
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/02—Digital function generators
- G06F1/022—Waveform generators, i.e. devices for generating periodical functions of time, e.g. direct digital synthesizers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
- G06F7/602—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using delta-sigma sequences
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K21/00—Details of pulse counters or frequency dividers
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Computational Mathematics (AREA)
- Computing Systems (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Mathematical Physics (AREA)
- Pure & Applied Mathematics (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
Description
図1に関して、デジタル周波数シンセサイザ10は、高い周波数の信号のような、周波数信号の生成を必要とする任意の用途に利用可能である。好ましくは、周波数シンセサイザ10は、無線通信用途(例えば、携帯電話の用途)等の通信用途において利用可能な、位相ロックループ(PLL)ベースでないシンセサイザである。シンセサイザ10は、複数の周波数ソース12A−Dと、制御器16と、スイッチ14A−Dとを備えている。一実施形態において、シンセサイザ10は、変調(広帯域変調)のために使用される。
Claims (23)
- 複数のデジタル周波数信号を提供するための少なくとも1つのソースであって、前記信号には別個の周波数が提供される前記ソースと、
前記デジタル周波数信号を受けるよう結合した複数のスイッチと、
前記スイッチと結合した制御回路であって、前記デジタル周波数信号を選択し、第1の周波数に平均周波数を有する出力信号を提供するよう前記スイッチを制御し、前記平均周波数は前記別個の周波数の範囲内である、前記制御回路と、
を備えた、デジタル周波数シンセサイザ。 - 前記制御回路は、デルタシグマ変調器を備えた、請求項1に記載のデジタル周波数シンセサイザ。
- 前記デルタシグマ変調器は、クロック入力を備えた、請求項2に記載のデジタル周波数シンセサイザ。
- 前記クロック入力は、前記出力信号と結合した、請求項3に記載のデジタル周波数シンセサイザ。
- 前記クロック入力は、クロック信号を受けるよう結合し、前記クロック信号は前記出力信号と異なる信号である、請求項3に記載のデジタル周波数シンセサイザ。
- 前記デジタル周波数信号は、少なくとも1つのデジタル遅延ロックループが提供する、請求項1に記載のデジタル周波数シンセサイザ。
- 前記デジタル周波数シンセサイザは、CMOS、バイ−CMOS、シリコンゲルマニウム、ガリウム砒素のデバイス上に完全に集積する、請求項1に記載のデジタル周波数シンセサイザ。
- 前記デジタル周波数シンセサイザは、プログラム可能ゲートアレイ上に完全に実装する、請求項1に記載のデジタル周波数シンセサイザ。
- 前記出力信号を受けるよう結合した位相ロックループをさらに備えた、請求項1に記載のデジタル周波数シンセサイザ。
- 前記位相ロックループは整数分周器を備え、前記位相ルックループは、前記出力信号の、よりクリーンなバージョンを提供する、請求項9に記載のデジタル周波数シンセサイザ。
- 前記スイッチと結合した複数のデジタル周波数ソースをさらに備え、前記複数のデジタル周波数ソースは、前記デジタル周波数信号を個々に提供する、請求項1に記載のデジタル周波数シンセサイザ。
- 前記デジタル周波数信号間のトーン間隔は、固定量である、請求項1に記載のデジタル周波数シンセサイザ。
- 前記デジタル周波数信号間のトーン間隔は、非固定量である、請求項1に記載のデジタル周波数シンセサイザ。
- 前記制御回路は、ディザリング回路を備えた、請求項1に記載のデジタル周波数シンセサイザ。
- デジタル周波数シンセサイザであって、1.少なくとも1つのデジタル周波数ソース、スイッチ、および前記スイッチを制御するディザリング制御回路、2.周波数逓倍器、および前記逓倍器と結合し、整数と分数の和に関係した周波数で出力信号を提供するディザリング回路、3.別個の周波数で周波数信号のシーケンスを提供可能な単一のデジタル周波数ソース、または4.周波数逓倍器、および可変周波数分周器、のうち、少なくとも1つを利用し、周波数信号を提供する前記デジタル周波数シンセサイザと、
前記周波数信号を受け、クリーンアップした周波数信号を提供するよう結合した位相ロックループ・クリーンアップ回路と
を備えた、信号ソース。 - 広帯域変調を達成する、請求項15に記載のデジタル周波数シンセサイザ。
- 複数のデジタル周波数信号を提供するための少なくとも1つのデジタル周波数ソースであって、前記デジタル周波数信号は別個の周波数で提供される前記デジタル周波数ソースと、
前記デジタル周波数ソースを制御し、第1の周波数に平均周波数を有する出力信号を提供する制御回路であって、前記平均周波数は前記別個の周波数の範囲内である前記制御回路と、
を備えた、デジタル周波数シンセサイザ。 - クロック入力と、第2の入力と、逓倍器出力とを有する周波数逓倍器であって、前記逓倍器は、前記クロック入力でクロック信号を受け、前記逓倍器出力で整数と分数の和に従って周波数信号を提供する前記周波数逓倍器と、
ディザリング入力とディザリング出力とを有するディザリング回路であって、前記ディザリング出力は前記第2の入力と結合した前記ディザリング回路と、
前記ディザリング入力と結合した分数の入力であって、前記分数入力は前記分数を表す信号を提供し、前記ディザリング回路は、前記ディザリング出力で前記分数に対応した第2の信号を提供し、前記逓倍器は、前記整数と前記分数の和に関連した所望の周波数で前記周波数信号を提供する前記分数入力と、
を備えた、デジタル周波数シンセサイザ。 - クリーンアップ位相ロックループをさらに備えた、請求項18に記載のデジタル周波数シンセサイザ。
- 前記シンセサイザは、無線通信デバイスにおいて利用する、請求項18に記載のデジタル周波数シンセサイザ。
- 第1の周波数で第1の信号を提供するための周波数ソースと、
前記第1信号を受け、第2の周波数で第2の信号を提供するための周波数逓倍器であって、前記第2周波数は前記第1周波数の固定の倍数である前記周波数逓倍器と、
前記第2信号を受け、平均の第3周波数を有する第3の信号を提供するための可変周波数分周器であって、前記平均第3周波数は前記第2周波数より低い前記可変周波数分周器と、
ディザリング回路であって、前記分周器は前記ディザリング回路によって制御され、それにより前記第3周波数が前記ディザリング回路からのディザリングシーケンスの平均であるようにする前記ディザリング回路と
を備えた、デジタル周波数シンセサイザ。 - 前記第3信号をクリーンにするために、前記第3信号を受けるよう結合したクリーン位相ロックループをさらに備えた、請求項21に記載のデジタル周波数シンセサイザ回路。
- 前記ディザリング回路はデルタシグマ変調器である、請求項21に記載のデジタル周波数シンセサイザ。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/321,110 US7482885B2 (en) | 2005-12-29 | 2005-12-29 | Method of frequency synthesis for fast switching |
US11/321,110 | 2005-12-29 | ||
PCT/US2006/049330 WO2007079098A2 (en) | 2005-12-29 | 2006-12-27 | A novel method of frequency synthesis for fast switching |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2009522875A true JP2009522875A (ja) | 2009-06-11 |
JP5165585B2 JP5165585B2 (ja) | 2013-03-21 |
Family
ID=38223729
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2008548694A Active JP5165585B2 (ja) | 2005-12-29 | 2006-12-27 | 高速スイッチングのための周波数合成の新規方法 |
Country Status (5)
Country | Link |
---|---|
US (3) | US7482885B2 (ja) |
EP (1) | EP1969725B1 (ja) |
JP (1) | JP5165585B2 (ja) |
KR (1) | KR20080096526A (ja) |
WO (1) | WO2007079098A2 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2013536621A (ja) * | 2010-07-19 | 2013-09-19 | アナログ ディヴァイスィズ インク | デジタル位相ロックループクロックシステム |
Families Citing this family (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7482885B2 (en) * | 2005-12-29 | 2009-01-27 | Orca Systems, Inc. | Method of frequency synthesis for fast switching |
US7519349B2 (en) * | 2006-02-17 | 2009-04-14 | Orca Systems, Inc. | Transceiver development in VHF/UHF/GSM/GPS/bluetooth/cordless telephones |
US20080021944A1 (en) * | 2006-07-20 | 2008-01-24 | Texas Instruments Incorporated | Method and apparatus for reducing jitter in output signals from a frequency synthesizer using a control word having a fractional bit |
KR100819390B1 (ko) * | 2006-09-21 | 2008-04-04 | 지씨티 세미컨덕터 인코포레이티드 | 2개의 위상 동기 루프를 사용한 주파수 합성기 |
FR2918820B1 (fr) * | 2007-07-12 | 2009-11-27 | St Microelectronics Sa | Dispositif de fourniture d'un signal alternatif. |
US8059706B2 (en) * | 2007-09-24 | 2011-11-15 | Broadcom Corporation | Method and system for transmission and/or reception of signals utilizing a delay circuit and DDFS |
US7929929B2 (en) * | 2007-09-25 | 2011-04-19 | Motorola Solutions, Inc. | Method and apparatus for spur reduction in a frequency synthesizer |
US7911247B2 (en) * | 2008-02-26 | 2011-03-22 | Qualcomm Incorporated | Delta-sigma modulator clock dithering in a fractional-N phase-locked loop |
US8044742B2 (en) | 2009-03-11 | 2011-10-25 | Qualcomm Incorporated | Wideband phase modulator |
JP5229081B2 (ja) * | 2009-04-10 | 2013-07-03 | 富士通株式会社 | 半導体装置 |
US8588720B2 (en) * | 2009-12-15 | 2013-11-19 | Qualcomm Incorproated | Signal decimation techniques |
US8432231B2 (en) * | 2010-07-19 | 2013-04-30 | Analog Devices, Inc. | Digital phase-locked loop clock system |
DE102011120769B4 (de) | 2011-12-10 | 2018-09-20 | Imst Gmbh | Synchron modulierte voll-digitale Delta-Sigma-Modulatorschaltung |
US9000858B2 (en) | 2012-04-25 | 2015-04-07 | Qualcomm Incorporated | Ultra-wide band frequency modulator |
US9191128B2 (en) * | 2013-12-17 | 2015-11-17 | National Applied Research Laboratories | Spread spectrum clock generator and method for generating spread spectrum clock signal |
DE102014108774A1 (de) | 2014-06-24 | 2016-01-07 | Intel IP Corporation | Vorrichtung und Verfahren zum Erzeugen eines Oszillatorsignals |
CN106301357B (zh) * | 2016-07-25 | 2020-01-07 | 南方科技大学 | 一种全数字锁相环 |
GB2558911B (en) * | 2017-01-19 | 2019-12-25 | Imagination Tech Ltd | Formal verification of integrated circuit hardware designs to implement integer division |
CN108494398A (zh) * | 2018-03-30 | 2018-09-04 | 广东圣大电子有限公司 | 一种x波段超低相位噪声频率源的设计方法及雷达频率源 |
US11804847B2 (en) | 2018-11-30 | 2023-10-31 | Ciena Corporation | Fractional frequency synthesis by sigma-delta modulating frequency of a reference clock |
US10944541B2 (en) * | 2019-08-30 | 2021-03-09 | Intel Corporation | LO frequency generation using resonator |
KR20220039111A (ko) | 2020-09-21 | 2022-03-29 | 삼성전자주식회사 | 위상 고정 루프 장치 및 이의 동작 방법 |
US11784651B2 (en) * | 2021-10-27 | 2023-10-10 | Nxp B.V. | Circuitry and methods for fractional division of high-frequency clock signals |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0645930A (ja) * | 1991-01-18 | 1994-02-18 | Anritsu Corp | 周波数シンセサイザ |
JPH07202655A (ja) * | 1993-11-30 | 1995-08-04 | At & T Corp | クロック合成器 |
US5805003A (en) * | 1995-11-02 | 1998-09-08 | Cypress Semiconductor Corp. | Clock frequency synthesis using delay-locked loop |
JPH1174807A (ja) * | 1997-08-29 | 1999-03-16 | Mitsubishi Electric Corp | 位相同期装置 |
JP2001284531A (ja) * | 2000-03-29 | 2001-10-12 | Advantest Corp | クロック切替装置 |
JP2002519924A (ja) * | 1998-06-30 | 2002-07-02 | クゥアルコム・インコーポレイテッド | 正確な低雑音周期信号を発生するシステム |
JP2003150270A (ja) * | 2001-11-12 | 2003-05-23 | Oki Electric Ind Co Ltd | 半導体集積回路 |
JP2003520484A (ja) * | 2000-01-11 | 2003-07-02 | エリクソン インコーポレイテッド | 周波数シンセサイザの局部発振器用ディジタル・ディバイダ |
JP2005509350A (ja) * | 2001-11-02 | 2005-04-07 | モトローラ・インコーポレイテッド | カスケード遅延ロック・ループ回路 |
Family Cites Families (93)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3036712C2 (de) * | 1980-09-29 | 1982-11-25 | Siemens AG, 1000 Berlin und 8000 München | Schaltungsanordnung zum phasenrichtigen Triggern eines quarzgesteuerten Taktoszillators |
GB2140232B (en) | 1983-05-17 | 1986-10-29 | Marconi Instruments Ltd | Frequency synthesisers |
DE3939259A1 (de) | 1989-11-28 | 1991-05-29 | Rohde & Schwarz | Frequenzmodulierbarer frequenzgenerator |
US5038117A (en) | 1990-01-23 | 1991-08-06 | Hewlett-Packard Company | Multiple-modulator fractional-N divider |
CA2019297A1 (en) | 1990-01-23 | 1991-07-23 | Brian M. Miller | Multiple-modulator fractional-n divider |
US5055800A (en) | 1990-04-30 | 1991-10-08 | Motorola, Inc. | Fractional n/m synthesis |
US5055802A (en) | 1990-04-30 | 1991-10-08 | Motorola, Inc. | Multiaccumulator sigma-delta fractional-n synthesis |
US5093632A (en) | 1990-08-31 | 1992-03-03 | Motorola, Inc. | Latched accumulator fractional n synthesis with residual error reduction |
US5070310A (en) | 1990-08-31 | 1991-12-03 | Motorola, Inc. | Multiple latched accumulator fractional N synthesis |
US5111162A (en) * | 1991-05-03 | 1992-05-05 | Motorola, Inc. | Digital frequency synthesizer having AFC and modulation applied to frequency divider |
US5146186A (en) | 1991-05-13 | 1992-09-08 | Microsource, Inc. | Programmable-step, high-resolution frequency synthesizer which substantially eliminates spurious frequencies without adversely affecting phase noise |
US5266907A (en) | 1991-06-25 | 1993-11-30 | Timeback Fll | Continuously tuneable frequency steerable frequency synthesizer having frequency lock for precision synthesis |
DE69315614T2 (de) | 1992-04-23 | 1998-07-02 | Hitachi Ltd | Frequenzsynthesierer |
US5430890A (en) | 1992-11-20 | 1995-07-04 | Blaupunkt-Werke Gmbh | Radio receiver for mobile reception with sampling rate oscillator frequency being an integer-number multiple of reference oscillation frequency |
US5563535A (en) | 1994-11-29 | 1996-10-08 | Microunity Systems Engineering, Inc. | Direct digital frequency synthesizer using sigma-delta techniques |
EP0815648B1 (en) * | 1995-03-16 | 2002-06-19 | QUALCOMM Incorporated | Direct digital synthesizer driven pll frequency synthesizer with clean-up pll |
WO1997006600A1 (fr) | 1995-08-03 | 1997-02-20 | Anritsu Corporation | Diviseur rationnel de frequences et synthetiseur de frequences employant ce diviseur de frequences |
US5790612A (en) * | 1996-02-29 | 1998-08-04 | Silicon Graphics, Inc. | System and method to reduce jitter in digital delay-locked loops |
US5604468A (en) | 1996-04-22 | 1997-02-18 | Motorola, Inc. | Frequency synthesizer with temperature compensation and frequency multiplication and method of providing the same |
US5786715A (en) * | 1996-06-21 | 1998-07-28 | Sun Microsystems, Inc. | Programmable digital frequency multiplier |
US5802463A (en) * | 1996-08-20 | 1998-09-01 | Advanced Micro Devices, Inc. | Apparatus and method for receiving a modulated radio frequency signal by converting the radio frequency signal to a very low intermediate frequency signal |
US5920233A (en) | 1996-11-18 | 1999-07-06 | Peregrine Semiconductor Corp. | Phase locked loop including a sampling circuit for reducing spurious side bands |
US6008703A (en) | 1997-01-31 | 1999-12-28 | Massachusetts Institute Of Technology | Digital compensation for wideband modulation of a phase locked loop frequency synthesizer |
US5894592A (en) * | 1997-04-17 | 1999-04-13 | Motorala, Inc. | Wideband frequency synthesizer for direct conversion transceiver |
JPH10327158A (ja) * | 1997-05-23 | 1998-12-08 | Oki Electric Ind Co Ltd | クロック再生装置 |
US6094569A (en) | 1997-08-12 | 2000-07-25 | U.S. Philips Corporation | Multichannel radio device, a radio communication system, and a fractional division frequency synthesizer |
US5777521A (en) | 1997-08-12 | 1998-07-07 | Motorola Inc. | Parallel accumulator fractional-n frequency synthesizer |
US6044124A (en) * | 1997-08-22 | 2000-03-28 | Silicon Systems Design Ltd. | Delta sigma PLL with low jitter |
US6047029A (en) | 1997-09-16 | 2000-04-04 | Telefonaktiebolaget Lm Ericsson | Post-filtered delta sigma for controlling a phase locked loop modulator |
US6219397B1 (en) | 1998-03-20 | 2001-04-17 | Samsung Electronics Co., Ltd. | Low phase noise CMOS fractional-N frequency synthesizer for wireless communications |
CA2233831A1 (en) | 1998-03-31 | 1999-09-30 | Tom Riley | Digital-sigma fractional-n synthesizer |
US6008704A (en) | 1998-06-09 | 1999-12-28 | Rockwell Collins, Inc. | Fractional frequency synthesizer with modulation linearizer |
US6321075B1 (en) | 1998-07-30 | 2001-11-20 | Qualcomm Incorporated | Hardware-efficient transceiver with delta-sigma digital-to-analog converter |
DE19840241C1 (de) | 1998-09-03 | 2000-03-23 | Siemens Ag | Digitaler PLL (Phase Locked Loop)-Frequenzsynthesizer |
US6525609B1 (en) | 1998-11-12 | 2003-02-25 | Broadcom Corporation | Large gain range, high linearity, low noise MOS VGA |
US6066989A (en) | 1998-12-21 | 2000-05-23 | Cts Corporation | Frequency synthesizer module for dual band radio |
US6172579B1 (en) | 1999-02-02 | 2001-01-09 | Cleveland Medical Devices Inc. | Three point modulated phase locked loop frequency synthesis system and method |
US6094101A (en) | 1999-03-17 | 2000-07-25 | Tropian, Inc. | Direct digital frequency synthesis enabling spur elimination |
US6690215B2 (en) | 1999-03-17 | 2004-02-10 | Tropian, Inc. | Sigma-delta-based frequency synthesis |
CA2281522C (en) | 1999-09-10 | 2004-12-07 | Philsar Electronics Inc. | Delta-sigma based two-point angle modulation scheme |
AU1493801A (en) | 1999-09-27 | 2001-04-30 | Parthus Technologies Plc | Method and apparatus for identifying a pre-determined pattern from a received signal via correlation |
US6704908B1 (en) | 1999-11-17 | 2004-03-09 | Amadala Limited | Method and apparatus for automatically generating a phase lock loop (PLL) |
JP3364206B2 (ja) | 1999-12-13 | 2003-01-08 | 松下電器産業株式会社 | 周波数シンセサイザ装置、通信装置、周波数変調装置及び周波数変調方法 |
EP1111793B1 (en) | 1999-12-13 | 2003-11-05 | Matsushita Electric Industrial Co., Ltd. | Frequency synthesizer apparatus equipped with delta-sigma modulator in fraction part control circuit |
CA2295435C (en) | 2000-01-06 | 2004-03-30 | Thomas Riley | Linear low noise phase locked loop frequency synthesizer using controlled divider pulse widths |
US6433643B1 (en) | 2000-02-22 | 2002-08-13 | Rockwell Collins, Inc. | Reduced latency differentiator |
US6414555B2 (en) | 2000-03-02 | 2002-07-02 | Texas Instruments Incorporated | Frequency synthesizer |
DE10019487A1 (de) | 2000-04-19 | 2001-11-08 | Siemens Ag | Frequenzsynthesizer |
US6483388B2 (en) | 2000-06-21 | 2002-11-19 | Research In Motion Limited | Direct digital frequency synthesizer and a hybrid frequency synthesizer combining a direct digital frequency synthesizer and a phase locked loop |
US6326851B1 (en) * | 2000-06-26 | 2001-12-04 | Texas Instruments Incorporated | Digital phase-domain PLL frequency synthesizer |
US6429693B1 (en) | 2000-06-30 | 2002-08-06 | Texas Instruments Incorporated | Digital fractional phase detector |
JP3415574B2 (ja) | 2000-08-10 | 2003-06-09 | Necエレクトロニクス株式会社 | Pll回路 |
US6542044B1 (en) | 2000-09-11 | 2003-04-01 | Rockwell Collins, Inc. | Integrated frequency source |
US6829311B1 (en) | 2000-09-19 | 2004-12-07 | Kaben Research Inc. | Complex valued delta sigma phase locked loop demodulator |
US6941330B2 (en) | 2000-09-27 | 2005-09-06 | Hughes Electronics Corporation | Feed forward sigma delta interpolator for use in a fractional-N synthesizer |
EP1193879A1 (fr) | 2000-09-29 | 2002-04-03 | Koninklijke Philips Electronics N.V. | Synthétiseur de fréquences à faible bruit et à réponse rapide, et procédé de synthèse de fréquences correspondant |
KR100346839B1 (ko) | 2000-10-10 | 2002-08-03 | 삼성전자 주식회사 | 시그마-델타 변조기를 이용한 분수-n 주파수 합성 장치및 그 방법 |
US6675003B1 (en) * | 2000-12-07 | 2004-01-06 | Sirf Technology, Inc. | L1/L2 GPS receiver |
DE10108636A1 (de) | 2001-02-22 | 2002-09-19 | Infineon Technologies Ag | Abgleichverfahren und Abgleicheinrichtung für PLL-Schaltung zur Zwei-Punkt-Modulation |
KR100437742B1 (ko) * | 2001-03-14 | 2004-06-26 | 인티그런트 테크놀로지즈(주) | 부정합 보상에 의한 영상 주파수 제거 특성을 갖는 믹서 |
US6553089B2 (en) | 2001-03-20 | 2003-04-22 | Gct Semiconductor, Inc. | Fractional-N frequency synthesizer with fractional compensation method |
US7103127B2 (en) * | 2001-03-30 | 2006-09-05 | Skyworks Solutions, Inc. | System for controlling the frequency of an oscillator |
US6734741B2 (en) | 2001-04-25 | 2004-05-11 | Texas Instruments Incorporated | Frequency synthesizer with digitally-controlled oscillator |
US6429707B1 (en) | 2001-04-27 | 2002-08-06 | Semtech Corporation | Reference signal switchover clock output controller |
US6504437B1 (en) | 2001-06-26 | 2003-01-07 | Agere Systems Inc. | Low-noise, fast-lock phase-lock loop with “gearshifting” control |
JP4493887B2 (ja) | 2001-08-03 | 2010-06-30 | セイコーNpc株式会社 | フラクショナルn周波数シンセサイザ及びその動作方法 |
US6693494B2 (en) | 2001-08-20 | 2004-02-17 | Koninklijke Philips Electronics N.V. | Frequency synthesizer with three mode loop filter charging |
US6952138B2 (en) | 2001-09-12 | 2005-10-04 | Telefonaktiebolaget Lm Ericsson (Publ) | Generation of a phase locked loop output signal having reduced spurious spectral components |
US6570452B2 (en) | 2001-09-26 | 2003-05-27 | Ashvattha Semiconductor, Inc. | Fractional-N type frequency synthesizer |
US6873213B2 (en) | 2001-10-02 | 2005-03-29 | Nec Compound Semiconductor Devices, Ltd. | Fractional N frequency synthesizer |
JP3643067B2 (ja) * | 2001-10-11 | 2005-04-27 | 株式会社半導体エネルギー研究所 | 半導体表示装置の設計方法 |
US6710951B1 (en) * | 2001-10-31 | 2004-03-23 | Western Digital Technologies, Inc. | Phase locked loop employing a fractional frequency synthesizer as a variable oscillator |
US7082178B2 (en) * | 2001-12-14 | 2006-07-25 | Seiko Epson Corporation | Lock detector circuit for dejitter phase lock loop (PLL) |
US6931243B2 (en) | 2001-12-21 | 2005-08-16 | Texas Instruments Incorporated | Fully integrated low noise multi-loop synthesizer with fine frequency resolution for HDD read channel and RF wireless local oscillator applications |
US6600378B1 (en) | 2002-01-18 | 2003-07-29 | Nokia Corporation | Fractional-N frequency synthesizer with sine wave generator |
US6823033B2 (en) | 2002-03-12 | 2004-11-23 | Qualcomm Inc. | ΣΔdelta modulator controlled phase locked loop with a noise shaped dither |
US6710664B2 (en) | 2002-04-22 | 2004-03-23 | Rf Micro Devices, Inc. | Coarse tuning for fractional-N synthesizers |
US6946884B2 (en) | 2002-04-25 | 2005-09-20 | Agere Systems Inc. | Fractional-N baseband frequency synthesizer in bluetooth applications |
FR2840471A1 (fr) | 2002-05-28 | 2003-12-05 | St Microelectronics Sa | Modulateur sigma-delta numerique-numerique, et synthetiseur de frequence numerique l'incorporant |
US6838951B1 (en) | 2002-06-12 | 2005-01-04 | Rf Micro Devices, Inc. | Frequency synthesizer having VCO bias current compensation |
US6707855B2 (en) | 2002-06-20 | 2004-03-16 | Nokia Corporation | Digital delta sigma modulator in a fractional-N frequency synthesizer |
US6844758B2 (en) | 2002-07-12 | 2005-01-18 | Mstar Semiconductor Inc. | Frequency synthesizer |
US6834183B2 (en) | 2002-11-04 | 2004-12-21 | Motorola, Inc. | VCO gain tracking for modulation gain setting calibration |
US6941116B2 (en) | 2002-11-27 | 2005-09-06 | Broadcom Corp. | Linearization technique for phase locked loops employing differential charge pump circuitry |
US6836526B2 (en) | 2003-02-25 | 2004-12-28 | Agency For Science, Technology And Research | Fractional-N synthesizer with two control words |
US6946915B2 (en) | 2003-03-17 | 2005-09-20 | Xiaopin Zhang | Maximally digitized fractional-N frequency synthesizer and modulator with maximal fractional spurs removing |
DE10331572B4 (de) | 2003-07-11 | 2005-06-09 | Infineon Technologies Ag | Sigma-Delta-Wandleranordnung |
US7181174B2 (en) * | 2003-08-21 | 2007-02-20 | The Chamberlain Group, Inc. | Wireless transmit-only apparatus and method |
US7146144B2 (en) * | 2003-10-20 | 2006-12-05 | Northrop Grumman Corporation | Frequency agile exciter |
DE102004023484B4 (de) * | 2003-12-12 | 2006-10-12 | Technische Universität Dresden | Oszillatorsystem zur Erzeugung eines Taktsignals |
US7558548B2 (en) * | 2005-11-02 | 2009-07-07 | Alon Konchistky | Method and apparatus for receiving and/or down converting high frequency signals in multi mode/ multi band applications, using mixer and sampler |
US7482885B2 (en) * | 2005-12-29 | 2009-01-27 | Orca Systems, Inc. | Method of frequency synthesis for fast switching |
US7519349B2 (en) * | 2006-02-17 | 2009-04-14 | Orca Systems, Inc. | Transceiver development in VHF/UHF/GSM/GPS/bluetooth/cordless telephones |
-
2005
- 2005-12-29 US US11/321,110 patent/US7482885B2/en active Active
-
2006
- 2006-12-27 EP EP06848193A patent/EP1969725B1/en not_active Not-in-force
- 2006-12-27 WO PCT/US2006/049330 patent/WO2007079098A2/en active Application Filing
- 2006-12-27 JP JP2008548694A patent/JP5165585B2/ja active Active
- 2006-12-27 KR KR1020087018434A patent/KR20080096526A/ko not_active Application Discontinuation
-
2008
- 2008-12-12 US US12/334,359 patent/US7898345B2/en active Active
-
2011
- 2011-02-15 US US13/028,049 patent/US20110133797A1/en not_active Abandoned
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0645930A (ja) * | 1991-01-18 | 1994-02-18 | Anritsu Corp | 周波数シンセサイザ |
JPH07202655A (ja) * | 1993-11-30 | 1995-08-04 | At & T Corp | クロック合成器 |
US5805003A (en) * | 1995-11-02 | 1998-09-08 | Cypress Semiconductor Corp. | Clock frequency synthesis using delay-locked loop |
JPH1174807A (ja) * | 1997-08-29 | 1999-03-16 | Mitsubishi Electric Corp | 位相同期装置 |
JP2002519924A (ja) * | 1998-06-30 | 2002-07-02 | クゥアルコム・インコーポレイテッド | 正確な低雑音周期信号を発生するシステム |
JP2003520484A (ja) * | 2000-01-11 | 2003-07-02 | エリクソン インコーポレイテッド | 周波数シンセサイザの局部発振器用ディジタル・ディバイダ |
JP2001284531A (ja) * | 2000-03-29 | 2001-10-12 | Advantest Corp | クロック切替装置 |
JP2005509350A (ja) * | 2001-11-02 | 2005-04-07 | モトローラ・インコーポレイテッド | カスケード遅延ロック・ループ回路 |
JP2003150270A (ja) * | 2001-11-12 | 2003-05-23 | Oki Electric Ind Co Ltd | 半導体集積回路 |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2013536621A (ja) * | 2010-07-19 | 2013-09-19 | アナログ ディヴァイスィズ インク | デジタル位相ロックループクロックシステム |
Also Published As
Publication number | Publication date |
---|---|
WO2007079098A3 (en) | 2007-09-13 |
US7898345B2 (en) | 2011-03-01 |
WO2007079098A2 (en) | 2007-07-12 |
EP1969725A2 (en) | 2008-09-17 |
US20090146747A1 (en) | 2009-06-11 |
US20110133797A1 (en) | 2011-06-09 |
KR20080096526A (ko) | 2008-10-30 |
US7482885B2 (en) | 2009-01-27 |
US20070152757A1 (en) | 2007-07-05 |
JP5165585B2 (ja) | 2013-03-21 |
EP1969725B1 (en) | 2012-09-19 |
EP1969725A4 (en) | 2011-06-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5165585B2 (ja) | 高速スイッチングのための周波数合成の新規方法 | |
US8278982B2 (en) | Low noise fractional divider using a multiphase oscillator | |
Park et al. | A 1.8-GHz self-calibrated phase-locked loop with precise I/Q matching | |
US6249189B1 (en) | Frequency synthesizer accomplished by using multiphase reference signal source | |
CN112042125B (zh) | 用于锁相环路中精细控制相位/频率偏移的方法和电路 | |
US20030198311A1 (en) | Fractional-N frequency synthesizer and method | |
CA2310311C (en) | Phase locked-loop using sub-sampling | |
TW200950347A (en) | Delta-sigma modulator clock dithering in a fractional-N phase-locked loop | |
Lee et al. | The design and analysis of a DLL-based frequency synthesizer for UWB application | |
US7518455B2 (en) | Delta-sigma modulated fractional-N PLL frequency synthesizer | |
CN108028659B (zh) | 混合式频率合成器及方法 | |
Sotiriadis et al. | Direct all-digital frequency synthesis techniques, spurs suppression, and deterministic jitter correction | |
JPH06334559A (ja) | ディジタル方式無線電話機 | |
KR20060045139A (ko) | 델타 시그마 변조형 분수 분주 pll 주파수 신시사이저,및 무선 통신 장치 | |
CN107634757B (zh) | 在锁相环路中使用参考时钟抖动来降低突波 | |
TWI423590B (zh) | 使用兩鎖相迴路之頻率合成器 | |
RU2668737C1 (ru) | Делитель частоты, схема автоматической фазовой подстройки частоты, приёмопередатчик, радиостанция и способ частотного разделения | |
JP4900753B2 (ja) | 周波数シンセサイザおよび低雑音周波数合成方法 | |
JP2002033660A (ja) | デジタル制御発信器同調入力をタイムディザリングするシステムおよび方法 | |
US7642861B2 (en) | Locked loop system | |
JP2981922B2 (ja) | 周波数シンセサイザ | |
WO2012173573A1 (en) | Frequency shift keying transmitter | |
KR100670462B1 (ko) | 분산 시간 발진기 | |
KR100638894B1 (ko) | Σ△ 변조를 이용한 프로그램가능 주파수 분주기 | |
Wang | New strategies for low noise, agile PLL frequency synthesis |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20091210 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20101126 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20111208 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20111213 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20120307 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20120314 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20120411 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20120418 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120611 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20120629 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20120926 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20121003 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20121029 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20121120 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20121219 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20151228 Year of fee payment: 3 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5165585 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |