GB2307072B
(en)
|
1994-06-10 |
1998-05-13 |
Advanced Risc Mach Ltd |
Interoperability with multiple instruction sets
|
US5867726A
(en)
*
|
1995-05-02 |
1999-02-02 |
Hitachi, Ltd. |
Microcomputer
|
US5774686A
(en)
*
|
1995-06-07 |
1998-06-30 |
Intel Corporation |
Method and apparatus for providing two system architectures in a processor
|
US6408386B1
(en)
|
1995-06-07 |
2002-06-18 |
Intel Corporation |
Method and apparatus for providing event handling functionality in a computer system
|
US5867681A
(en)
*
|
1996-05-23 |
1999-02-02 |
Lsi Logic Corporation |
Microprocessor having register dependent immediate decompression
|
JP2000512409A
(ja)
*
|
1996-06-10 |
2000-09-19 |
エル エス アイ ロジック コーポレーション |
可変長圧縮命令セットから命令を検出し及び伸張する装置ならびに方法
|
US5794010A
(en)
*
|
1996-06-10 |
1998-08-11 |
Lsi Logic Corporation |
Method and apparatus for allowing execution of both compressed instructions and decompressed instructions in a microprocessor
|
GB2349252B
(en)
*
|
1996-06-10 |
2001-02-14 |
Lsi Logic Corp |
An apparatus and method for detecting and decompressing instructions from a variable-length compressed instruction set
|
US5905893A
(en)
*
|
1996-06-10 |
1999-05-18 |
Lsi Logic Corporation |
Microprocessor adapted for executing both a non-compressed fixed length instruction set and a compressed variable length instruction set
|
US5896519A
(en)
*
|
1996-06-10 |
1999-04-20 |
Lsi Logic Corporation |
Apparatus for detecting instructions from a variable-length compressed instruction set having extended and non-extended instructions
|
EP0833246B1
(en)
*
|
1996-09-27 |
2014-11-26 |
Texas Instruments Incorporated |
A method of producing a computer program
|
JP3781519B2
(ja)
*
|
1997-08-20 |
2006-05-31 |
富士通株式会社 |
プロセッサの命令制御機構
|
US6230259B1
(en)
*
|
1997-10-31 |
2001-05-08 |
Advanced Micro Devices, Inc. |
Transparent extended state save
|
US6438679B1
(en)
*
|
1997-11-03 |
2002-08-20 |
Brecis Communications |
Multiple ISA support by a processor using primitive operations
|
US6012138A
(en)
*
|
1997-12-19 |
2000-01-04 |
Lsi Logic Corporation |
Dynamically variable length CPU pipeline for efficiently executing two instruction sets
|
EP0942357A3
(en)
*
|
1998-03-11 |
2000-03-22 |
Matsushita Electric Industrial Co., Ltd. |
Data processor compatible with a plurality of instruction formats
|
US6079010A
(en)
*
|
1998-03-31 |
2000-06-20 |
Lucent Technologies Inc. |
Multiple machine view execution in a computer system
|
US7225436B1
(en)
|
1998-12-08 |
2007-05-29 |
Nazomi Communications Inc. |
Java hardware accelerator using microcode engine
|
US6332215B1
(en)
|
1998-12-08 |
2001-12-18 |
Nazomi Communications, Inc. |
Java virtual machine hardware for RISC and CISC processors
|
US20050149694A1
(en)
*
|
1998-12-08 |
2005-07-07 |
Mukesh Patel |
Java hardware accelerator using microcode engine
|
US6327650B1
(en)
*
|
1999-02-12 |
2001-12-04 |
Vsli Technology, Inc. |
Pipelined multiprocessing with upstream processor concurrently writing to local register and to register of downstream processor
|
EP1050796A1
(en)
*
|
1999-05-03 |
2000-11-08 |
STMicroelectronics S.A. |
A decode unit and method of decoding
|
EP1050798A1
(en)
*
|
1999-05-03 |
2000-11-08 |
STMicroelectronics SA |
Decoding instructions
|
US6662087B1
(en)
*
|
2000-01-03 |
2003-12-09 |
Spx Corporation |
Backward compatible diagnostic tool
|
US20020004897A1
(en)
*
|
2000-07-05 |
2002-01-10 |
Min-Cheng Kao |
Data processing apparatus for executing multiple instruction sets
|
US6775732B2
(en)
*
|
2000-09-08 |
2004-08-10 |
Texas Instruments Incorporated |
Multiple transaction bus system
|
US20020069402A1
(en)
*
|
2000-10-05 |
2002-06-06 |
Nevill Edward Colles |
Scheduling control within a system having mixed hardware and software based instruction execution
|
GB2367653B
(en)
|
2000-10-05 |
2004-10-20 |
Advanced Risc Mach Ltd |
Restarting translated instructions
|
GB2367654B
(en)
|
2000-10-05 |
2004-10-27 |
Advanced Risc Mach Ltd |
Storing stack operands in registers
|
GB2367915B
(en)
|
2000-10-09 |
2002-11-13 |
Siroyan Ltd |
Instruction sets for processors
|
KR20020028814A
(ko)
*
|
2000-10-10 |
2002-04-17 |
나조미 커뮤니케이션즈, 인코포레이티드 |
마이크로코드 엔진을 이용한 자바 하드웨어 가속기
|
US7149878B1
(en)
*
|
2000-10-30 |
2006-12-12 |
Mips Technologies, Inc. |
Changing instruction set architecture mode by comparison of current instruction execution address with boundary address register values
|
GB2369464B
(en)
|
2000-11-27 |
2005-01-05 |
Advanced Risc Mach Ltd |
A data processing apparatus and method for saving return state
|
US7076771B2
(en)
|
2000-12-01 |
2006-07-11 |
Arm Limited |
Instruction interpretation within a data processing system
|
US7711926B2
(en)
*
|
2001-04-18 |
2010-05-04 |
Mips Technologies, Inc. |
Mapping system and method for instruction set processing
|
GB2376099B
(en)
*
|
2001-05-31 |
2005-11-16 |
Advanced Risc Mach Ltd |
Program instruction interpretation
|
GB2376097B
(en)
|
2001-05-31 |
2005-04-06 |
Advanced Risc Mach Ltd |
Configuration control within data processing systems
|
GB2376098B
(en)
*
|
2001-05-31 |
2004-11-24 |
Advanced Risc Mach Ltd |
Unhandled operation handling in multiple instruction set systems
|
GB2376100B
(en)
*
|
2001-05-31 |
2005-03-09 |
Advanced Risc Mach Ltd |
Data processing using multiple instruction sets
|
US6826681B2
(en)
*
|
2001-06-18 |
2004-11-30 |
Mips Technologies, Inc. |
Instruction specified register value saving in allocated caller stack or not yet allocated callee stack
|
US7107439B2
(en)
*
|
2001-08-10 |
2006-09-12 |
Mips Technologies, Inc. |
System and method of controlling software decompression through exceptions
|
US8769508B2
(en)
|
2001-08-24 |
2014-07-01 |
Nazomi Communications Inc. |
Virtual machine hardware for RISC and CISC processors
|
US7818356B2
(en)
|
2001-10-29 |
2010-10-19 |
Intel Corporation |
Bitstream buffer manipulation with a SIMD merge instruction
|
US7493470B1
(en)
|
2001-12-07 |
2009-02-17 |
Arc International, Plc |
Processor apparatus and methods optimized for control applications
|
US7278137B1
(en)
|
2001-12-26 |
2007-10-02 |
Arc International |
Methods and apparatus for compiling instructions for a data processor
|
EP1324191A1
(en)
*
|
2001-12-27 |
2003-07-02 |
STMicroelectronics S.r.l. |
Processor architecture, related system and method of operation
|
WO2003065165A2
(en)
*
|
2002-01-31 |
2003-08-07 |
Arc International |
Configurable data processor with multi-length instruction set architecture
|
US7131118B2
(en)
*
|
2002-07-25 |
2006-10-31 |
Arm Limited |
Write-through caching a JAVA® local variable within a register of a register bank
|
GB2399897B
(en)
*
|
2003-03-26 |
2006-02-01 |
Advanced Risc Mach Ltd |
Memory recycling in computer systems
|
US7194601B2
(en)
|
2003-04-03 |
2007-03-20 |
Via-Cyrix, Inc |
Low-power decode circuitry and method for a processor having multiple decoders
|
US7437532B1
(en)
|
2003-05-07 |
2008-10-14 |
Marvell International Ltd. |
Memory mapped register file
|
US6983359B2
(en)
|
2003-08-13 |
2006-01-03 |
Via-Cyrix, Inc. |
Processor and method for pre-fetching out-of-order instructions
|
US7096345B1
(en)
|
2003-09-26 |
2006-08-22 |
Marvell International Ltd. |
Data processing system with bypass reorder buffer having non-bypassable locations and combined load/store arithmetic logic unit and processing method thereof
|
USH2212H1
(en)
*
|
2003-09-26 |
2008-04-01 |
The United States Of America As Represented By The Secretary Of The Navy |
Method and apparatus for producing an ion-ion plasma continuous in time
|
CN1871580A
(zh)
*
|
2003-10-24 |
2006-11-29 |
密克罗奇普技术公司 |
在中央处理器中用于交替指令集的方法和***
|
US7707389B2
(en)
|
2003-10-31 |
2010-04-27 |
Mips Technologies, Inc. |
Multi-ISA instruction fetch unit for a processor, and applications thereof
|
GB2412192B
(en)
*
|
2004-03-18 |
2007-08-29 |
Advanced Risc Mach Ltd |
Function calling mechanism
|
US7802080B2
(en)
|
2004-03-24 |
2010-09-21 |
Arm Limited |
Null exception handling
|
US7930526B2
(en)
|
2004-03-24 |
2011-04-19 |
Arm Limited |
Compare and branch mechanism
|
EP1622009A1
(en)
*
|
2004-07-27 |
2006-02-01 |
Texas Instruments Incorporated |
JSM architecture and systems
|
WO2006030650A1
(ja)
*
|
2004-09-16 |
2006-03-23 |
Nec Corporation |
複数の処理ユニットでリソースを共有する情報処理装置
|
US7406406B2
(en)
*
|
2004-12-07 |
2008-07-29 |
Bull Hn Information Systems Inc. |
Instructions to load and store containing words in a computer system emulator with host word size larger than that of emulated machine
|
KR100633773B1
(ko)
*
|
2005-07-01 |
2006-10-13 |
삼성전자주식회사 |
버스 시스템 및 버스 중재 방법
|
US7975131B2
(en)
*
|
2005-12-23 |
2011-07-05 |
Koninklijke Kpn N.V. |
Processor lock
|
US8832679B2
(en)
*
|
2007-08-28 |
2014-09-09 |
Red Hat, Inc. |
Registration process for determining compatibility with 32-bit or 64-bit software
|
US9652210B2
(en)
*
|
2007-08-28 |
2017-05-16 |
Red Hat, Inc. |
Provisioning a device with multiple bit-size versions of a software component
|
US8037286B2
(en)
*
|
2008-01-23 |
2011-10-11 |
Arm Limited |
Data processing apparatus and method for instruction pre-decoding
|
US7917735B2
(en)
*
|
2008-01-23 |
2011-03-29 |
Arm Limited |
Data processing apparatus and method for pre-decoding instructions
|
US7925867B2
(en)
*
|
2008-01-23 |
2011-04-12 |
Arm Limited |
Pre-decode checking for pre-decoded instructions that cross cache line boundaries
|
US8347067B2
(en)
*
|
2008-01-23 |
2013-01-01 |
Arm Limited |
Instruction pre-decoding of multiple instruction sets
|
US7925866B2
(en)
*
|
2008-01-23 |
2011-04-12 |
Arm Limited |
Data processing apparatus and method for handling instructions to be executed by processing circuitry
|
TWI379230B
(en)
*
|
2008-11-14 |
2012-12-11 |
Realtek Semiconductor Corp |
Instruction mode identification apparatus and instruction mode identification method
|
US9274796B2
(en)
*
|
2009-05-11 |
2016-03-01 |
Arm Finance Overseas Limited |
Variable register and immediate field encoding in an instruction set architecture
|
CN101840328B
(zh)
|
2010-04-15 |
2014-05-07 |
华为技术有限公司 |
一种数据处理方法及***以及相关设备
|
US8914619B2
(en)
*
|
2010-06-22 |
2014-12-16 |
International Business Machines Corporation |
High-word facility for extending the number of general purpose registers available to instructions
|
GB2484489A
(en)
*
|
2010-10-12 |
2012-04-18 |
Advanced Risc Mach Ltd |
Instruction decoder using an instruction set identifier to determine the decode rules to use.
|
CN102360281B
(zh)
*
|
2011-10-31 |
2014-04-02 |
中国人民解放军国防科学技术大学 |
用于微处理器的多功能定点乘加单元mac运算装置
|
US9875108B2
(en)
*
|
2013-03-16 |
2018-01-23 |
Intel Corporation |
Shared memory interleavings for instruction atomicity violations
|
US9965320B2
(en)
|
2013-12-27 |
2018-05-08 |
Intel Corporation |
Processor with transactional capability and logging circuitry to report transactional operations
|
US9582295B2
(en)
*
|
2014-03-18 |
2017-02-28 |
International Business Machines Corporation |
Architectural mode configuration
|
US9916185B2
(en)
|
2014-03-18 |
2018-03-13 |
International Business Machines Corporation |
Managing processing associated with selected architectural facilities
|
KR102180972B1
(ko)
*
|
2014-04-23 |
2020-11-20 |
에스케이하이닉스 주식회사 |
메모리 컨트롤 유닛 및 그것을 포함하는 데이터 저장 장치
|
CN104991759B
(zh)
*
|
2015-07-28 |
2018-01-16 |
成都腾悦科技有限公司 |
一种可变指令集微处理器及其实现方法
|
US10007520B1
(en)
*
|
2016-02-25 |
2018-06-26 |
Jpmorgan Chase Bank, N.A. |
Systems and methods for using alternate computer instruction sets
|
US10120688B2
(en)
*
|
2016-11-15 |
2018-11-06 |
Andes Technology Corporation |
Data processing system and method for executing block call and block return instructions
|
CN111090465B
(zh)
*
|
2019-12-19 |
2022-08-19 |
四川长虹电器股份有限公司 |
一种rv32ic指令集的译码***及其译码方法
|