GR3006154T3 - - Google Patents
Info
- Publication number
- GR3006154T3 GR3006154T3 GR920402474T GR920402474T GR3006154T3 GR 3006154 T3 GR3006154 T3 GR 3006154T3 GR 920402474 T GR920402474 T GR 920402474T GR 920402474 T GR920402474 T GR 920402474T GR 3006154 T3 GR3006154 T3 GR 3006154T3
- Authority
- GR
- Greece
- Prior art keywords
- channel
- latch circuit
- transistor
- true
- complementary
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
- H03K3/356104—Bistable circuits using complementary field-effect transistors
Landscapes
- Logic Circuits (AREA)
- Supporting Of Heads In Record-Carrier Devices (AREA)
- Electronic Switches (AREA)
- Semiconductor Integrated Circuits (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/115,279 US4800300A (en) | 1987-11-02 | 1987-11-02 | High-performance, CMOS latch for improved reliability |
Publications (1)
Publication Number | Publication Date |
---|---|
GR3006154T3 true GR3006154T3 (el) | 1993-06-21 |
Family
ID=22360340
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GR920402474T GR3006154T3 (el) | 1987-11-02 | 1992-11-05 |
Country Status (7)
Country | Link |
---|---|
US (1) | US4800300A (el) |
EP (1) | EP0315301B1 (el) |
JP (1) | JP2733578B2 (el) |
AT (1) | ATE81738T1 (el) |
DE (1) | DE3875450T2 (el) |
ES (1) | ES2035303T3 (el) |
GR (1) | GR3006154T3 (el) |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05243956A (ja) * | 1991-06-28 | 1993-09-21 | Texas Instr Inc <Ti> | Ecl型信号をcmos信号に変換する装置および方法 |
US5361229A (en) * | 1993-04-08 | 1994-11-01 | Xilinx, Inc. | Precharging bitlines for robust reading of latch data |
US5461331A (en) * | 1994-07-28 | 1995-10-24 | International Business Machines Corporation | Dynamic to static logic translator or pulse catcher |
JP3229164B2 (ja) * | 1994-07-28 | 2001-11-12 | インターナショナル・ビジネス・マシーンズ・コーポレーション | ラッチ回路 |
US5576651A (en) * | 1995-05-22 | 1996-11-19 | International Business Machines Corporation | Static/dynamic flip-flop |
US5936449A (en) * | 1997-09-08 | 1999-08-10 | Winbond Electronics Corporation | Dynamic CMOS register with a self-tracking clock |
DE19743347C2 (de) * | 1997-09-30 | 1999-08-12 | Siemens Ag | RS-Flip-Flop mit Enable-Eingängen |
JP3533357B2 (ja) * | 2000-02-29 | 2004-05-31 | 株式会社東芝 | 論理演算機能を備えた半導体集積回路 |
US7138850B1 (en) | 2004-02-04 | 2006-11-21 | Marvell Semiconductor Israel Ltd | High-gain synchronizer circuitry and methods |
US8786307B2 (en) * | 2011-06-28 | 2014-07-22 | Texas Instruments Incorporated | Bias temperature instability-resistant circuits |
US9178499B2 (en) * | 2014-02-27 | 2015-11-03 | Texas Instruments Incorporated | Low-power offset-stored latch |
US10867641B2 (en) | 2018-09-14 | 2020-12-15 | Toshiba Memory Corporation | Data latch circuit and semiconductor memory device |
CN110912552B (zh) * | 2018-09-14 | 2023-12-08 | 铠侠股份有限公司 | 数据锁存电路以及半导体存储装置 |
CN113644907B (zh) * | 2021-08-31 | 2023-07-07 | 复旦大学 | 由共栅互补场效应晶体管构建的d锁存器 |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3739193A (en) * | 1971-01-11 | 1973-06-12 | Rca Corp | Logic circuit |
JPS5338373A (en) * | 1976-09-20 | 1978-04-08 | Seiko Epson Corp | Ic for watch |
US4506167A (en) * | 1982-05-26 | 1985-03-19 | Motorola, Inc. | High speed logic flip-flop latching arrangements including input and feedback pairs of transmission gates |
US4629909A (en) * | 1984-10-19 | 1986-12-16 | American Microsystems, Inc. | Flip-flop for storing data on both leading and trailing edges of clock signal |
US4617480A (en) * | 1984-10-22 | 1986-10-14 | Motorola, Inc. | High speed data synchronizer which minimizes circuitry |
-
1987
- 1987-11-02 US US07/115,279 patent/US4800300A/en not_active Expired - Lifetime
-
1988
- 1988-08-18 EP EP88307656A patent/EP0315301B1/en not_active Expired - Lifetime
- 1988-08-18 DE DE8888307656T patent/DE3875450T2/de not_active Expired - Fee Related
- 1988-08-18 ES ES198888307656T patent/ES2035303T3/es not_active Expired - Lifetime
- 1988-08-18 AT AT88307656T patent/ATE81738T1/de not_active IP Right Cessation
- 1988-08-22 JP JP63209318A patent/JP2733578B2/ja not_active Expired - Fee Related
-
1992
- 1992-11-05 GR GR920402474T patent/GR3006154T3/el unknown
Also Published As
Publication number | Publication date |
---|---|
EP0315301A3 (en) | 1990-03-14 |
DE3875450D1 (de) | 1992-11-26 |
EP0315301A2 (en) | 1989-05-10 |
DE3875450T2 (de) | 1993-04-22 |
ES2035303T3 (es) | 1993-04-16 |
JP2733578B2 (ja) | 1998-03-30 |
JPH01130618A (ja) | 1989-05-23 |
US4800300A (en) | 1989-01-24 |
ATE81738T1 (de) | 1992-11-15 |
EP0315301B1 (en) | 1992-10-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GR3006154T3 (el) | ||
KR970076808A (ko) | 레벨 변이 및 전압 보호용 출력 구동 회로 | |
KR950022130A (ko) | 다중 전압시스템용 출력 버퍼회로, 입력 버퍼회로 및 양방향 버퍼회로 | |
JPS6437797A (en) | Eprom device | |
US4883989A (en) | Circuit for precharging a bus | |
KR100202645B1 (ko) | 프리차지회로를 내장한 씨모스 출력회로 | |
US5220205A (en) | Output circuit of an integrated circuit having immunity to power source fluctuations | |
EP0372273A3 (en) | Pass gate multiplexer | |
US6060909A (en) | Compound domino logic circuit including an output driver section with a latch | |
JP3089552B2 (ja) | レベルシフター | |
KR100328322B1 (ko) | 버스 구동 회로 및 이 버스 구동 회로를 갖는 메모리 장치 | |
US6459299B1 (en) | Tristate buffer | |
KR940025178A (ko) | 데이터 출력회로 | |
KR940020690A (ko) | 저전력소모 및 고속 노아게이트 집적회로 | |
US5646905A (en) | Self-clocking sense amplifier optimized for input signals close to VDD | |
US5005156A (en) | Semiconductor device having output buffer circuit controlled by output control signal | |
KR100422821B1 (ko) | 출력 버퍼 장치 | |
EP1193714A3 (en) | High-speed bank select multiplexer latch | |
KR880008535A (ko) | 3스테이트부 상보형 mos 집적회로 | |
US5291078A (en) | Gate circuits in transition detection input buffers | |
KR100210844B1 (ko) | 데이타 출력 버퍼 회로 | |
EP0284936A3 (en) | Ttl-compatible cell for cmos integrated circuits | |
KR890004465B1 (en) | Delay circuit for gate array | |
KR19980074438A (ko) | 데이타 출력 버퍼 | |
EP0093482A1 (en) | Semiconductor memory device |