FR2647923B1 - Processeur de donnees - Google Patents
Processeur de donneesInfo
- Publication number
- FR2647923B1 FR2647923B1 FR9004037A FR9004037A FR2647923B1 FR 2647923 B1 FR2647923 B1 FR 2647923B1 FR 9004037 A FR9004037 A FR 9004037A FR 9004037 A FR9004037 A FR 9004037A FR 2647923 B1 FR2647923 B1 FR 2647923B1
- Authority
- FR
- France
- Prior art keywords
- interrupt
- dma
- selection
- data processor
- control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/32—Handling requests for interconnection or transfer for access to input/output bus using combination of interrupt and burst mode transfer
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer And Data Communications (AREA)
- Bus Control (AREA)
- Communication Control (AREA)
- Information Transfer Systems (AREA)
Abstract
Un processeur de données 100 comprend un ensemble 102 de commande des interruptions; un ensemble 103 de commande de l'accès direct en mémoire DMA; un ensemble de sélection 104 pour choisir une connexion de signaux prêts et d'erreur provenant d'un ensemble 106 de commande de communications sérielles et des signaux extérieurs d'interruption et de demande DMA avec des entrées d'interruption pour les ensembles de commande des interruptions et DMA; et un ensemble 105 d'établissement de sélection afin d'établir un mode de sélection de l'ensemble de sélection, ce qui permet non seulement de passer entre un processus par interruption et un processus par transfert DMA par programmation selon l'application, mais aussi permet de faire un emploi efficace des ressources en matériel du processeur de données.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8318589 | 1989-03-30 | ||
JP1275433A JP2539058B2 (ja) | 1989-03-30 | 1989-10-23 | デ―タプロセッサ |
Publications (2)
Publication Number | Publication Date |
---|---|
FR2647923A1 FR2647923A1 (fr) | 1990-12-07 |
FR2647923B1 true FR2647923B1 (fr) | 1992-12-31 |
Family
ID=26424241
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR9004037A Expired - Lifetime FR2647923B1 (fr) | 1989-03-30 | 1990-03-29 | Processeur de donnees |
Country Status (5)
Country | Link |
---|---|
US (1) | US5481678A (fr) |
JP (1) | JP2539058B2 (fr) |
KR (1) | KR920008448B1 (fr) |
DE (1) | DE4010311C2 (fr) |
FR (1) | FR2647923B1 (fr) |
Families Citing this family (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE4133594A1 (de) * | 1990-10-11 | 1992-04-23 | Sundstrand Data Control | Verfahren und einrichtung fuer digitale datenuebertragung mit direktem speicherzugriff |
US5835743A (en) * | 1994-06-30 | 1998-11-10 | Sun Microsystems, Inc. | Application binary interface and method of interfacing binary application program to digital computer |
US5943507A (en) * | 1994-12-22 | 1999-08-24 | Texas Instruments Incorporated | Interrupt routing circuits, systems and methods |
USRE39052E1 (en) * | 1995-03-07 | 2006-03-28 | Tao Logic Systems Llc | System and method for expansion of a computer |
JPH10502477A (ja) * | 1995-03-07 | 1998-03-03 | チャールズ,ポール | コンピュータを拡張するシステム及び方法 |
US5708815A (en) * | 1995-05-05 | 1998-01-13 | Intel Corporation | DMA emulation via interrupt muxing |
US6122699A (en) * | 1996-06-03 | 2000-09-19 | Canon Kabushiki Kaisha | Data processing apparatus with bus intervention means for controlling interconnection of plural busses |
US5941963A (en) * | 1997-02-14 | 1999-08-24 | Paul Charles | System and method for interconnection of computer peripherals via multiple interfaces |
US5978865A (en) * | 1997-02-04 | 1999-11-02 | Advanced Micro Devices, Inc. | System for performing DMA transfers where an interrupt request signal is generated based on the value of the last of a plurality of data bits transmitted |
DE19733527A1 (de) * | 1997-08-02 | 1999-02-04 | Philips Patentverwaltung | Kommunikationssystem mit einer DMA-Einheit |
DE19733526A1 (de) * | 1997-08-02 | 1999-02-04 | Philips Patentverwaltung | Kommunikationssystem mit einer Schnittstelle |
US6385670B1 (en) * | 1998-06-01 | 2002-05-07 | Advanced Micro Devices, Inc. | Data compression or decompressions during DMA transfer between a source and a destination by independently controlling the incrementing of a source and a destination address registers |
US6763448B1 (en) * | 1999-02-16 | 2004-07-13 | Renesas Technology Corp. | Microcomputer and microcomputer system |
GB2345992B (en) * | 1999-03-10 | 2001-01-24 | Elan Digital Systems Ltd | Apparatus and method for handling peripheral device interrupts |
US20050038946A1 (en) * | 2003-08-12 | 2005-02-17 | Tadpole Computer, Inc. | System and method using a high speed interface in a system having co-processors |
JP4862395B2 (ja) * | 2005-12-26 | 2012-01-25 | 富士ゼロックス株式会社 | 情報処理装置及び情報処理装置の制御方法 |
US20080018484A1 (en) * | 2006-07-20 | 2008-01-24 | Sager Merrell C | Appliance and utility sentry |
WO2015155850A1 (fr) * | 2014-04-09 | 2015-10-15 | 株式会社日立製作所 | Dispositif et procédé d'e/s |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6059463A (ja) * | 1983-09-12 | 1985-04-05 | Hitachi Ltd | 端末制御装置のデ−タ転送処理方式 |
JPS60229160A (ja) * | 1984-04-26 | 1985-11-14 | Toshiba Corp | マルチプロセツサシステム |
JPH0673363B2 (ja) * | 1984-07-02 | 1994-09-14 | 株式会社東芝 | システムlsiの設計方法 |
US4648029A (en) * | 1984-08-27 | 1987-03-03 | International Business Machines Corporation | Multiplexed interrupt/DMA request arbitration apparatus and method |
US4837677A (en) * | 1985-06-14 | 1989-06-06 | International Business Machines Corporation | Multiple port service expansion adapter for a communications controller |
US4751634A (en) * | 1985-06-14 | 1988-06-14 | International Business Machines Corporation | Multiple port communications adapter apparatus |
JPS6275857A (ja) * | 1985-09-30 | 1987-04-07 | Toshiba Corp | 直列伝送方式 |
JPS62226257A (ja) * | 1986-03-27 | 1987-10-05 | Toshiba Corp | 演算処理装置 |
JPS63158654A (ja) * | 1986-12-23 | 1988-07-01 | Toshiba Corp | マイクロコントロ−ラ |
-
1989
- 1989-10-23 JP JP1275433A patent/JP2539058B2/ja not_active Expired - Fee Related
-
1990
- 1990-03-28 KR KR1019900004139A patent/KR920008448B1/ko not_active IP Right Cessation
- 1990-03-29 FR FR9004037A patent/FR2647923B1/fr not_active Expired - Lifetime
- 1990-03-30 DE DE4010311A patent/DE4010311C2/de not_active Expired - Fee Related
-
1993
- 1993-07-12 US US08/092,021 patent/US5481678A/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
DE4010311C2 (de) | 1994-04-14 |
KR920008448B1 (ko) | 1992-09-29 |
KR900015008A (ko) | 1990-10-25 |
DE4010311A1 (de) | 1990-10-04 |
JPH0320851A (ja) | 1991-01-29 |
FR2647923A1 (fr) | 1990-12-07 |
US5481678A (en) | 1996-01-02 |
JP2539058B2 (ja) | 1996-10-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
FR2647923B1 (fr) | Processeur de donnees | |
EP0343992A3 (fr) | Système multiprocesseur | |
JPS5654535A (en) | Bus control system | |
JPS5474632A (en) | Data processor | |
JPS56166554A (en) | Information processor | |
JPS54143005A (en) | Data transfer system | |
JPS5415620A (en) | Buffer memory unit | |
JPS539434A (en) | Data processor system | |
JPS556671A (en) | Data processing system | |
JPS5569836A (en) | Channel control system | |
JPS5597655A (en) | Memory access system | |
FR2412107A1 (fr) | Systeme a logique programmee | |
JPS5335447A (en) | Multi processor system | |
KR930022207A (ko) | 마스터/슬레이브 메모리 공유장치와 공유 제어방법 | |
JPS6033654A (ja) | マイクロプロセツサ間デ−タ転送方式 | |
JPS6141198B2 (fr) | ||
JPS53116040A (en) | System controller | |
Leitan et al. | Software structure of TISA terminal system. | |
JPS56129948A (en) | Data processor | |
Henkel | High-End IBM 4341 Arrives | |
KARAVANOVA et al. | Principles of the design of a command processor and an analysis of its operation | |
JPS5478040A (en) | Communication controller | |
JPS53115149A (en) | Priority control system | |
JPS56137449A (en) | Data processor | |
JPS5995719A (ja) | デ−タ処理装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
D6 | Patent endorsed licences of rights | ||
ST | Notification of lapse |
Effective date: 20051130 |