FR2282720A1 - ASSEMBLY OF SUPPORTS AND SEMICONDUCTOR DEVICES - Google Patents
ASSEMBLY OF SUPPORTS AND SEMICONDUCTOR DEVICESInfo
- Publication number
- FR2282720A1 FR2282720A1 FR7521476A FR7521476A FR2282720A1 FR 2282720 A1 FR2282720 A1 FR 2282720A1 FR 7521476 A FR7521476 A FR 7521476A FR 7521476 A FR7521476 A FR 7521476A FR 2282720 A1 FR2282720 A1 FR 2282720A1
- Authority
- FR
- France
- Prior art keywords
- silicon
- substrate
- silicon member
- bonds
- contacts
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5385—Assembly of a plurality of insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/852—Applying energy for connecting
- H01L2224/85201—Compression bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Wire Bonding (AREA)
- Electric Connection Of Electric Components To Printed Circuits (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
1477544 Semiconductor assemblies INTERNATIONAL BUSINESS MACHINES CORP 20 May 1975 [19 Aug 1974] 21597/75 Headings H1K and H1R A semiconductor assembly comprises a monocrystalline silicon member 16, in particular a silicon integrated circuit device, provided with a plurality of electrical contacts, a silicon nitride (Si 3 N 4 ) support substrate 10, Fig. 2, having co-efficient of thermal expansion closely corresponding to that of the silicon member and electrical contacts registering with the contacts of the silicon member, the contacts of the substrate and the silicon member being electrically joined by metallurgical bonds 17, e.g. solder bonds or ultrasonic solid bonds, so that the substrate and the silicon member are spared from each other; and an electrically conductive pattern 14 on the substrate 10 providing external connections. In the embodiment of Fig. 3, silicon integrated circuit devices 16 are bonded to a moncrystalline silicon member 20 in the manner described above, there being interconnection pattern formed on the member 20 by utilizing known masking and diffusion techniques or by depositing a conductive pattern or an insulating layer on the silicon member, and the silicon member 20 is in turn mounted on the silicon nitride support substrate through solder bonds or ultrasonic solid bonds 26. Pins 12 may be provided on the substrate for providing electrical connectons with a card or board 24. The substrate 10 is formed by compacting silicon nitride particles into the desired shape and sintering, on it may be formed by deposition.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US49848774A | 1974-08-19 | 1974-08-19 |
Publications (2)
Publication Number | Publication Date |
---|---|
FR2282720A1 true FR2282720A1 (en) | 1976-03-19 |
FR2282720B1 FR2282720B1 (en) | 1977-07-22 |
Family
ID=23981286
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR7521476A Granted FR2282720A1 (en) | 1974-08-19 | 1975-07-03 | ASSEMBLY OF SUPPORTS AND SEMICONDUCTOR DEVICES |
Country Status (4)
Country | Link |
---|---|
JP (1) | JPS5145978A (en) |
DE (1) | DE2536624A1 (en) |
FR (1) | FR2282720A1 (en) |
GB (1) | GB1477544A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2409500A1 (en) * | 1977-11-18 | 1979-06-15 | Philips Nv | BOXED SEMICONDUCTOR TRANSDUCER |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4069498A (en) * | 1976-11-03 | 1978-01-17 | International Business Machines Corporation | Studded heat exchanger for integrated circuit package |
GB2144907A (en) * | 1983-08-09 | 1985-03-13 | Standard Telephones Cables Ltd | Mounting integrated circuit devices |
JPS6080264A (en) * | 1983-10-07 | 1985-05-08 | Toshiba Corp | Semiconductor device |
US5081563A (en) * | 1990-04-27 | 1992-01-14 | International Business Machines Corporation | Multi-layer package incorporating a recessed cavity for a semiconductor chip |
CN1139117C (en) * | 1995-03-20 | 2004-02-18 | 株式会社东芝 | Silicon nitride circuit substrate |
EP0766307B1 (en) * | 1995-03-20 | 2007-08-08 | Kabushiki Kaisha Toshiba | Silicon nitride circuit board |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2012333A1 (en) * | 1968-07-05 | 1970-03-20 | Ibm |
-
1975
- 1975-05-20 GB GB2159775A patent/GB1477544A/en not_active Expired
- 1975-07-03 FR FR7521476A patent/FR2282720A1/en active Granted
- 1975-08-16 DE DE19752536624 patent/DE2536624A1/en not_active Withdrawn
- 1975-08-19 JP JP50099849A patent/JPS5145978A/ja active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2012333A1 (en) * | 1968-07-05 | 1970-03-20 | Ibm |
Non-Patent Citations (1)
Title |
---|
REVUE US "IBM TECHNICAL DISCLOSURE BULLETIN", VOLUME 10,DECEMBRE 1967 "MONOLITHIC CIRCUIT PACKAGE" R.J.BETZ, PAGE 877) * |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2409500A1 (en) * | 1977-11-18 | 1979-06-15 | Philips Nv | BOXED SEMICONDUCTOR TRANSDUCER |
Also Published As
Publication number | Publication date |
---|---|
DE2536624A1 (en) | 1976-03-04 |
JPS5145978A (en) | 1976-04-19 |
GB1477544A (en) | 1977-06-22 |
FR2282720B1 (en) | 1977-07-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1254795A (en) | Electrical connector assembly | |
GB1276095A (en) | Microcircuits and processes for their manufacture | |
GB1488759A (en) | Electrical assemblies | |
IT1182219B (en) | IMPROVEMENT IN THE MODULES OF HIGH DENSITY INTEGRATED CIRCUITS AND MANUFACTURING PROCEDURE | |
GB1443338A (en) | Method of fabricating spaced electrically-insulated through- connection in a conductive sheet | |
FR2373944A1 (en) | CERAMIC SUBSTRATE CONTAINING A MASS PLAN AND SUPPORTING INTEGRATED CIRCUITS AND ITS MANUFACTURING PROCESS | |
EP0110285A3 (en) | Interconnection of integrated circuits | |
GB1373008A (en) | Electronic components | |
ATE54776T1 (en) | SEMICONDUCTOR ELEMENT AND MANUFACTURING PROCESS. | |
GB1213726A (en) | Improvements relating to electrical circuit assemblies | |
GB1457866A (en) | Interconnection structure | |
JPH0548001A (en) | Mounting method for semiconductor integrated circuit | |
FR2282720A1 (en) | ASSEMBLY OF SUPPORTS AND SEMICONDUCTOR DEVICES | |
JP3113005B2 (en) | Integrated circuit package without carrier | |
UST955008I4 (en) | Flip chip structure including a silicon semiconductor element bonded to an Si3 N4 base substrate | |
KR920001697A (en) | Vertical semiconductor mutual contact method and its structure | |
GB1376939A (en) | Integrated circuit mounting and connection systems | |
GB1143531A (en) | ||
US3447038A (en) | Method and apparatus for interconnecting microelectronic circuit wafers | |
US3504098A (en) | Printed circuit panel | |
GB1146603A (en) | Method of producing a solid-state circuit | |
JP3867875B2 (en) | Semiconductor device | |
US3555371A (en) | Semiconductor device with terminals adapted for mass fabrication | |
JP3701242B2 (en) | Connection system | |
GB999689A (en) | Miniaturized electronic circuits and method of fabricating same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
ST | Notification of lapse |