EP2771785B1 - Load boot data - Google Patents
Load boot data Download PDFInfo
- Publication number
- EP2771785B1 EP2771785B1 EP11874761.7A EP11874761A EP2771785B1 EP 2771785 B1 EP2771785 B1 EP 2771785B1 EP 11874761 A EP11874761 A EP 11874761A EP 2771785 B1 EP2771785 B1 EP 2771785B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- volatile memory
- boot data
- data
- memory
- booting
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000015654 memory Effects 0.000 claims description 169
- 238000000034 method Methods 0.000 claims description 20
- 230000000717 retained effect Effects 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 7
- 230000003287 optical effect Effects 0.000 description 3
- 239000010454 slate Substances 0.000 description 2
- 238000004891 communication Methods 0.000 description 1
- 238000012790 confirmation Methods 0.000 description 1
- 230000007257 malfunction Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/4401—Bootstrapping
- G06F9/4406—Loading of operating system
- G06F9/441—Multiboot arrangements, i.e. selecting an operating system to be loaded
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
- G06F12/023—Free address space management
- G06F12/0238—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory
- G06F12/0246—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory in block erasable memory, e.g. flash memory
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/4401—Bootstrapping
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/4401—Bootstrapping
- G06F9/4418—Suspend and resume; Hibernate and awake
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/14—Error detection or correction of the data by redundancy in operation
- G06F11/1402—Saving, restoring, recovering or retrying
- G06F11/1415—Saving, restoring, recovering or retrying at system level
- G06F11/1417—Boot up procedures
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Definitions
- a computing device may include a slow storage device, such as a hard disk drive (HDD), having relatively slow access times.
- the slow storage devices may act as a bottleneck and affect a performance of the computing device.
- the computing device may include a fast storage device having relatively fast access times, such as a flash memory.
- the fast storage device may be more expensive than the slow storage device per unit of storage.
- the fast storage devices may be of smaller storage capacity than that of the slow storage devices.
- the smaller storage capacity of the fast storage devices may become fully utilized by the computing device, such as for frequently accessed data.
- the computing device may also store part of the frequently accessed data at the slow storage device if additional storage capacity is needed. Increasing a percentage of the frequently accessed data that can be stored at the fast storage device may further improve performance of the computing device.
- Document US 2004/0064647 A1 describes a method for operating a disk drive and a nonvolatile memory.
- the non-volatile memory can store configuration data or cache data. Upon powering on, the configuration data from the non-volatile memory is loaded while the disk drive spins up.
- a computing device may include a faster storage device, such as a flash memory, in addition to a slower storage device, such as a hard disk drive (HDD).
- the faster storage device may have a lower latency than the slower storage device.
- the computing device may increase performance by storing more frequently accessed data at the faster storage device, instead of the slower storage device.
- the computing device may use the faster storage device as a cache or to store boot data.
- the faster storage device may not have a large enough storage capacity to store all the frequency accessed data being used by the computing device. Therefore, a storage capacity of the faster storage device may act as a bottleneck to the performance of the computing device.
- the faster storage device is generally significantly more expensive than the slower storage device per unit of memory, the storage capacity of the faster storage device may not generally be increased.
- booting the computing device by loading the boot data from the faster storage device may decrease a booting time of the computing device.
- the boot data may occupy a large percentage of the faster storage device.
- the boot data may be 4 gigabytes (GB) and the storage capacity of the faster storage device may be 16 GB.
- a predetermined portion of the faster storage device may be reserved for the boot data, but a size of the boot data may vary.
- the predetermined portion may be set conservatively large in size, resulting in part of the storage capacity of the faster storage device being wasted. For example, if the boot data is 4 GB but the predetermined portion is 5 GB, 1 GB of the storage capacity may not be used.
- the computing device may not be booted often, reserving the predetermined portion may not be an efficient use of the storage capacity of the faster storage device.
- allowing the entire faster storage device to be used as a cache may result in the boot data being overwritten over time.
- the computing device may not be able to load the boot data from the faster storage device during a next booting. Instead, the computing device may load the boot data from the slower storage device during the next reboot.
- Embodiments may increase an amount of the storage capacity of the faster storage device that is usable for frequently accessed data while still allowing the computing device to load the boot data from the faster storage device.
- the computing device may load the boot data from a portion of the faster storage device and then allow the portion of the faster storage device storing the boot data to be repurposed for other types of data, such as cache data. Next, before the computing device is powered down, the boot data may be written again to the faster storage device for the next booting.
- FIG. 1A is an example block diagram of a device 100 to load boot data.
- the device 100 may include a notebook computer, a desktop computer, an all-in-one system, a slate computing device, a portable reading device, a wireless email device, a mobile phone, and the like.
- the device 100 includes a processor 110, a cache module 120, a boot module 130 and a first non-volatile memory 140.
- the first non-volatile memory 140 further includes a first portion 142.
- the processor 110 may be a CPU, a GPU, or a microprocessor suitable for retrieval and execution of instructions from the first non-volatile memory 140 and/or electronic circuits configured to perform the functionality of any of the modules 120 and 130 described below.
- the first non-volatile memory 140 may be one or more non-volatile machine-readable storage mediums such as any electronic, magnetic, optical, or other physical storage device that retains the stored information even when not powered. Examples of the first non-volatile memory 140 may include a solid-state drive (SSD) or a flash memory.
- SSD solid-state drive
- Each of the modules 120 and 130 may include, for example, hardware devices including electronic circuitry for implementing the functionality described below.
- each module may be implemented as a series of instructions encoded on a machine-readable storage medium, such as the first non-volatile memory 140, and executable by the processor 110.
- some of the modules 120 and 130 may be implemented as hardware devices, while other modules are implemented as executable instructions.
- the modules 120 and 130 may be implemented as part of an application run by an operating system (OS) (not shown) running on the device 100.
- OS operating system
- the first non-volatile memory 140 is to store the boot data at the first portion 142.
- the boot data is to be used to complete a first booting of the device 100. For example, upon powering on the device 100 from an inactive state, such as an off state, the device 100 may initially execute an initial set of instructions, such as those stored in a read-only memory (ROM) (not shown). Based on these instructions, the device 100 may load the boot data from the first non-volatile memory 140, such as the first portion 142, to a separate location, such as a random-access memory (RAM) (not shown).
- the boot data may include instructions, such as those of a program and/or operating system (OS), and/or data to be executed in response to the device 100 powering on. In one embodiment, the boot data can be used to launch an operating system on the device 100. The device 100 may then execute and/or use the boot data at the RAM to complete the first booting of the device 100, which may include, for example, starting up the OS.
- OS operating system
- the cache module 120 is to write cache data to the first portion 142 of the first non-volatile memory 140 after the boot data is loaded from the first portion 142 of the first non-volatile memory 140.
- the cache data may include data that is likely to be used again or frequently used, such as application files, user documents, and/or metadata.
- software such as the OS, an application, or web browser, or hardware, such as the processor 110 or another memory, may store the cache data at the first portion 142 for faster access to the cache data.
- the cache data may be redundant or non-redundant type of information. The redundant type of information may be read-only data stored at the first portion 142 that was fetched from another memory location.
- the non-redundant information may be data that is only stored at the first portion 142, such as data modified or generated by hardware, an application, a user, and the like.
- the boot module 130 is to write the boot data to the first non-volatile memory 140 before the device 100 enters a reduced power state.
- the reduced power state may include the device 100 entering a power off state, a hibernate state, or a sleep state.
- the boot module 130 may write the boot data to the first portion 142 again before the device 100 powers down.
- the boot data may be written to another portion of the first non-volatile memory 140 before the device 100 powers down.
- the OS may wait to complete the device entering the reduced power state until receiving confirmation, such as from the boot module 130, that the boot data has been successfully transferred to the first non-volatile memory 140.
- a second booting may be initiated.
- the written boot data may again be loaded from the first nonvolatile memory 140 to complete the second booting of the device 100.
- a greater amount of frequently used information may be stored at the first nonvolatile memory 140, thus improving a performance and/or speed of the device.
- the device 100 may boot faster than if the boot data was loaded from a slower memory.
- FIG. is another example block diagram of a device 150 to load boot data.
- the device 150 of FIG. 1B includes components similar to that of the device 100 of FIG. 1A , such as the processor 110, the cache module 120, the boot module 130 and the first non-volatile memory 140.
- the first non-volatile memory 140 similarly includes the first portion 142.
- the device 150 of FIG. 1B further includes a second non-volatile memory 160.
- the second non-volatile memory 140 includes a second portion 162.
- the second non-volatile memory 160 may be one or more non-volatile machine-readable storage mediums such as any electronic, magnetic, optical, or other physical storage device that retains the stored information even when not powered. Examples of the second non-volatile memory 160 may include a hard disk drive (HDD) or a storage drive. The second non-volatile memory 160 may have a greater latency and/or capacity than the first non-volatile memory 140. For example the second non-volatile memory 160 may be a magnetic storage medium having a greater access time, such as a 500 gigabyte (GB) HDD while the first non-volatile memory 160 may be a type of flash memory having a lower access time, such as a 64 GB SDD.
- GB gigabyte
- the second non-volatile memory 160 may also store the boot data.
- the boot module 130 may write the boot data to the second nonvolatile memory 160, such as to the second portion 162, before the cache module 120 writes the cache data to the first portion 142 of the first non-volatile memory 140.
- the boot data may be preserved.
- the boot module 140 may write the boot data at the second non-volatile memory 160 to the first non-volatile memory 140, such as to the first portion 142, before the device 150 enters the reduced power state.
- the device 100 may again be booted by accessing the boot data from the first non-volatile memory 140, as explained above.
- the duplicate copy of the boot data at the second-non-volatile memory 160 may be retained as a backup.
- the boot data may be loaded from the second non-volatile memory 160 if the boot data cannot be loaded from the first non-volatile memory 140 to complete the first or second booting.
- the boot data may not be loadable from the first nonvolatile memory 140 if the device 100 previously powered down before the boot module 130 completed writing the boot data back to the first non-volatile memory 140 or if the first non-volatile memory 140 malfunctions.
- An address location of the boot data at the second-non-volatile memory 160 may be stored on the first non-volatile memory 140.
- the device 150 may still read the address location stored on the first non-volatile memory 140 to access the boot data at the second-non-volatile memory 160.
- the cache module 120 may store the cache data at the first non-volatile memory 140 to the second non-volatile memory 160 before the device 150 enters the reduced power state.
- the cache module 120 may save the cache data at the first portion 142 to the second non-volatile memory 160 before the boot module 130 writes the boot data back to the first portion 142.
- the cache data may be preserved at the second non-volatile memory 160 and reused after the second booting. Otherwise, if a duplicate copy of the cache data is not saved to the second non-volatile memory 160, the cache data may be lost when overwritten with the boot data at the first portion 142 by the boot module 130.
- An operation of the devices 100 and 150 may be described in more detail with respect to FIGS. 3A and 3B .
- FIG. 2 is an example block diagram of a computing device 200 including instructions for loading boot data.
- the computing device 200 includes a processor 205, the first non-volatile memory 140 and a machine-readable storage medium 210.
- the machine-readable storage medium 210 further includes instructions 212, 214 and 216 for loading boot data.
- the first non-volatile memory 140 includes the first portion 142 and may be similar to that of FIGS. 1A and 1B .
- the computing device 200 may be, for example, a chip set, a notebook computer, a slate computing device, a portable reading device, a wireless email device, a mobile phone, or any other device capable of executing the instructions 212, 214 and 216.
- the computing device 200 may include or be connected to additional components such as memories, sensors, displays, etc.
- the computing device 200 may include a second non-volatile memory (not shown) similar to the second non-volatile memory 160 of FIG. 1B .
- the second non-volatile memory may be part of the machine-readable storage medium 210.
- the processor 205 may be, at least one central processing unit (CPU), at least one semiconductor-based microprocessor, at least one graphics processing unit (GPU), other hardware devices suitable for retrieval and execution of instructions stored in the machine-readable storage medium 210, or combinations thereof.
- the processor 205 may fetch, decode, and execute instructions 212, 214 and 216 to implement loading the boot data.
- the processor 202 may include at least one integrated circuit (IC), other control logic, other electronic circuits, or combinations thereof that include a number of electronic components for performing the functionality of instructions 212, 214 and 216.
- IC integrated circuit
- the machine-readable storage medium 210 may be any electronic, magnetic, optical, or other physical storage device that contains or stores executable instructions.
- the machine-readable storage medium 210 may be, for example, Random Access Memory (RAM), an Electrically Erasable Programmable Read-Only Memory (EEPROM), a storage drive, a Compact Disc Read Only Memory (CD-ROM), and the like.
- RAM Random Access Memory
- EEPROM Electrically Erasable Programmable Read-Only Memory
- CD-ROM Compact Disc Read Only Memory
- the machine-readable storage medium 210 can be non-transitory.
- machine-readable storage medium 210 may be encoded with a series of executable instructions for setting loading the boot data.
- the instructions 212, 214 and 216 when executed by a processor can cause the processor to perform processes, such as, the process of FIGS. 3A and 3B .
- the load instructions 212 may be executed by the processor 205 to load boot data from the first portion 142 of the first nonvolatile memory 140 to complete a first booting of the device.
- the release instructions 214 may be executed by the processor 205 to release the first portion 142 of the first non-volatile memory 140 to allow the device 200 to overwrite the first portion 142.
- the write instructions 216 may be executed by the processor 205 to write the boot data to the first non-volatile memory 140, such as to the first portion 142, before the device 200 enters a reduced power state. If the device 200 initiates a second booting, the written boot data is to be loaded from the first non-volatile memory 140 to complete the second booting of the device 200.
- the machine-readable storage medium 210 may also include instructions (not shown) to store the boot data at the first portion 142 of the first non-volatile memory 140 to the second non-volatile memory before the first portion is released, where the boot data is written from the second non-volatile memory to the first non-volatile memory 140. Further, the machine-readable storage medium 210 may also include instructions (not shown) to load the boot data from the second non-volatile memory if the boot data cannot be loaded from the first non-volatile memory 140 to complete at least one of the first and second booting. The boot data is loadable faster from the first non-volatile memory 140 than the second non-volatile memory. An operation of the device 200 may be described in more detail with respect to FIGS. 3A and 3B .
- FIGS. 3A and 3B are an example flowchart of a method 300 for loading boot data.
- execution of the method 300 is described below with reference to the device 150, other suitable components for execution of the method 300 can be utilized, such as the devices 100 or 200. Additionally, the components for executing the method 300 may be spread among multiple devices (e.g., a processing device in communication with input and output devices). In certain scenarios, multiple devices acting in coordination can be considered a single device to perform the method 300.
- the method 300 may be implemented in the form of executable instructions stored on a machine-readable storage medium, such as storage medium 210, and/or in the form of electronic circuitry.
- the device 150 loads boot data from a first portion 142 of a first non-volatile memory 140 to complete a first booting of the device 100.
- the device 150 may access instructions to load an image of an OS of the device 150 from the first non-volatile memory 140 to another memory, such as a RAM. Once the OS has been loaded, the first booting may be complete.
- the device 150 stores the boot data at the first portion 142 of the first non-volatile memory 140 to a second non-volatile memory 160.
- the device 150 releases the first portion 142 of the first non-volatile memory 140 to allow the device 150 to overwrite the first portion.
- the releasing at block 330 may include using the first portion 142 of the first non-volatile memory 140 as a cache to store cache data of the device 150.
- the device 150 stores the cache data at the first non-volatile memory 140 to the second non-volatile memory 160.
- the cache data may be reused, such as by being restored to the first portion 142 of the first non-volatile memory 140 after a second booting of the device 100.
- the device 150 writes the boot data at the second non-volatile memory 160 to the first non-volatile memory 140 before the device 150 enters a reduced power state.
- the device 150 loads the written boot data from the first non-volatile memory 140 to complete the second booting of the device 150.
- the device 150 loads the boot data from the second non-volatile memory 160. The boot data is loadable faster from the first non-volatile memory 140 than the second non-volatile memory 160.
- embodiments provide a method and/or device for increasing an amount of usable cache space, such as that of a first non-volatile memory, while allowing for boot data to be loaded from the first non-volatile memory when the device boots.
- embodiments may decrease a booting time and a data latency of the device.
- embodiments may store the boot data at a second non-volatile memory while the device is in use and then store the boot data back to the first non-volatile memory before the device enters the reduced power state. On a next booting, the boot data may again be loaded from the first non-volatile memory.
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Security & Cryptography (AREA)
- Stored Programmes (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/US2011/057924 WO2013062543A1 (en) | 2011-10-26 | 2011-10-26 | Load boot data |
Publications (3)
Publication Number | Publication Date |
---|---|
EP2771785A1 EP2771785A1 (en) | 2014-09-03 |
EP2771785A4 EP2771785A4 (en) | 2015-06-10 |
EP2771785B1 true EP2771785B1 (en) | 2022-12-21 |
Family
ID=48168214
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP11874761.7A Active EP2771785B1 (en) | 2011-10-26 | 2011-10-26 | Load boot data |
Country Status (9)
Country | Link |
---|---|
US (1) | US9858086B2 (zh) |
EP (1) | EP2771785B1 (zh) |
JP (1) | JP5860543B2 (zh) |
KR (1) | KR101846612B1 (zh) |
CN (1) | CN103999042B (zh) |
BR (1) | BR112014009915B1 (zh) |
IN (1) | IN2014CN02917A (zh) |
TW (1) | TWI509513B (zh) |
WO (1) | WO2013062543A1 (zh) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5984500B2 (ja) * | 2011-11-30 | 2016-09-06 | 三菱電機株式会社 | 情報処理装置、放送受信装置及びソフトウェア起動方法 |
US20140241071A1 (en) * | 2013-02-26 | 2014-08-28 | Seagate Technology Llc | Fast Power Loss Recovery By Swapping Boot and Recovery Data Sets in a Memory |
US9619330B2 (en) * | 2013-10-08 | 2017-04-11 | Seagate Technology Llc | Protecting volatile data of a storage device in response to a state reset |
WO2015118436A1 (en) * | 2014-02-07 | 2015-08-13 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device, device, and electronic device |
JP6420165B2 (ja) * | 2014-02-07 | 2018-11-07 | 株式会社半導体エネルギー研究所 | 半導体装置 |
US9424134B2 (en) * | 2014-03-28 | 2016-08-23 | Intel Corporation | Boot management in a non-volatile memory system |
US9823972B2 (en) * | 2014-10-28 | 2017-11-21 | Samsung Electronics Co., Ltd. | Mobile flash storage boot partition and/or logical unit shadowing |
US10055236B2 (en) * | 2015-07-02 | 2018-08-21 | Sandisk Technologies Llc | Runtime data storage and/or retrieval |
US10474473B2 (en) * | 2017-04-11 | 2019-11-12 | Intel Corporation | Technology to facilitate rapid booting with high-speed and low-speed nonvolatile memory |
TWI698748B (zh) * | 2019-01-02 | 2020-07-11 | 慧榮科技股份有限公司 | 資料儲存裝置、存取裝置及資料處理方法 |
WO2023035233A1 (en) * | 2021-09-10 | 2023-03-16 | Schneider Electric It Corporation | Cost effective firmware upgrade algorithm for resource constrained microprocessors |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040199825A1 (en) * | 2003-04-07 | 2004-10-07 | Zeller Jeremy R. | Redundant boot memory |
Family Cites Families (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100313996B1 (ko) * | 1998-01-08 | 2001-12-28 | 구자홍 | 컴퓨터시스템의바이오스데이터저장장치및방법 |
JPH11353229A (ja) * | 1998-06-05 | 1999-12-24 | Canon Inc | メモリ制御装置およびメモリ制御方法およびコンピュータが読み出し可能なプログラムを格納した記憶媒体 |
US6205548B1 (en) | 1998-07-31 | 2001-03-20 | Intel Corporation | Methods and apparatus for updating a nonvolatile memory |
US20100146256A1 (en) * | 2000-01-06 | 2010-06-10 | Super Talent Electronics Inc. | Mixed-Mode ROM/RAM Booting Using an Integrated Flash Controller with NAND-Flash, RAM, and SD Interfaces |
US6748457B2 (en) * | 2000-02-03 | 2004-06-08 | Realtime Data, Llc | Data storewidth accelerator |
US7082495B2 (en) * | 2002-06-27 | 2006-07-25 | Microsoft Corporation | Method and apparatus to reduce power consumption and improve read/write performance of hard disk drives using non-volatile memory |
JP2004145730A (ja) * | 2002-10-25 | 2004-05-20 | Ricoh Co Ltd | 画像形成装置 |
JP2006526831A (ja) * | 2003-06-03 | 2006-11-24 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | 不揮発性メモリからのブート |
US7412565B2 (en) * | 2003-08-18 | 2008-08-12 | Intel Corporation | Memory optimization for a computer system having a hibernation mode |
JP2005107608A (ja) * | 2003-09-29 | 2005-04-21 | Nec Electronics Corp | 電子機器、不揮発性メモリ及び不揮発性メモリのデータ書き換え方法 |
US20050251617A1 (en) | 2004-05-07 | 2005-11-10 | Sinclair Alan W | Hybrid non-volatile memory system |
US7631138B2 (en) | 2003-12-30 | 2009-12-08 | Sandisk Corporation | Adaptive mode switching of flash memory address mapping based on host usage characteristics |
US7644239B2 (en) | 2004-05-03 | 2010-01-05 | Microsoft Corporation | Non-volatile memory cache performance improvement |
US7469336B2 (en) | 2005-06-24 | 2008-12-23 | Sony Corporation | System and method for rapid boot of secondary operating system |
JP4736593B2 (ja) | 2005-07-25 | 2011-07-27 | ソニー株式会社 | データ記憶装置、データ記録方法、記録及び/又は再生システム、並びに、電子機器 |
US20080109612A1 (en) | 2006-11-02 | 2008-05-08 | Jones Kevin M | Dynamic Code Relocation for Low Endurance Memories |
KR101406493B1 (ko) * | 2007-07-19 | 2014-06-12 | 엘지전자 주식회사 | 플래쉬 메모리를 구비한 컴퓨터 및 플래쉬 메모리의구동방법 |
US8239611B2 (en) * | 2007-12-28 | 2012-08-07 | Spansion Llc | Relocating data in a memory device |
US8621144B2 (en) * | 2008-06-26 | 2013-12-31 | Intel Corporation | Accelerated resume from hibernation in a cached disk system |
US8417928B2 (en) | 2008-09-24 | 2013-04-09 | Marvell International Ltd. | Turbo boot systems and methods for subsequent booting from a captured data stored in a non-volatile semiconductor memory |
US8407398B2 (en) | 2008-10-01 | 2013-03-26 | Lenovo (Singapore) Pte. Ltd. | Cache mapping for solid state drives |
US9282277B2 (en) | 2008-12-19 | 2016-03-08 | Seagate Technology Llc | Storage device and controller to selectively activate a storage media |
TW201027324A (en) | 2009-01-14 | 2010-07-16 | Giga Byte Tech Co Ltd | Embedded electronic device free from being stuck in update failure and method of making the same |
US8327076B2 (en) | 2009-05-13 | 2012-12-04 | Seagate Technology Llc | Systems and methods of tiered caching |
EP2455865B1 (en) | 2009-07-17 | 2020-03-04 | Toshiba Memory Corporation | Memory management device |
CN102103508A (zh) * | 2009-12-22 | 2011-06-22 | 鸿富锦精密工业(深圳)有限公司 | 电子装置及其开机与关机方法 |
JP2011198133A (ja) | 2010-03-19 | 2011-10-06 | Toshiba Corp | メモリシステムおよびコントローラ |
-
2011
- 2011-10-26 BR BR112014009915-4A patent/BR112014009915B1/pt active IP Right Grant
- 2011-10-26 US US14/353,135 patent/US9858086B2/en active Active
- 2011-10-26 WO PCT/US2011/057924 patent/WO2013062543A1/en active Application Filing
- 2011-10-26 CN CN201180075899.8A patent/CN103999042B/zh active Active
- 2011-10-26 JP JP2014538764A patent/JP5860543B2/ja active Active
- 2011-10-26 KR KR1020147011023A patent/KR101846612B1/ko active IP Right Grant
- 2011-10-26 IN IN2917CHN2014 patent/IN2014CN02917A/en unknown
- 2011-10-26 EP EP11874761.7A patent/EP2771785B1/en active Active
-
2012
- 2012-10-26 TW TW101139731A patent/TWI509513B/zh not_active IP Right Cessation
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040199825A1 (en) * | 2003-04-07 | 2004-10-07 | Zeller Jeremy R. | Redundant boot memory |
Also Published As
Publication number | Publication date |
---|---|
US20140250295A1 (en) | 2014-09-04 |
IN2014CN02917A (zh) | 2015-07-03 |
US9858086B2 (en) | 2018-01-02 |
KR20140082734A (ko) | 2014-07-02 |
TWI509513B (zh) | 2015-11-21 |
TW201329868A (zh) | 2013-07-16 |
JP5860543B2 (ja) | 2016-02-16 |
BR112014009915A2 (pt) | 2017-04-25 |
KR101846612B1 (ko) | 2018-04-06 |
JP2014534521A (ja) | 2014-12-18 |
WO2013062543A1 (en) | 2013-05-02 |
EP2771785A1 (en) | 2014-09-03 |
CN103999042A (zh) | 2014-08-20 |
BR112014009915B1 (pt) | 2021-06-15 |
CN103999042B (zh) | 2018-03-30 |
EP2771785A4 (en) | 2015-06-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP2771785B1 (en) | Load boot data | |
US10896099B2 (en) | Memory module with non-volatile backup storage | |
US20230236654A1 (en) | System on chip for reducing wake-up time, method of operating same, and computer system including same | |
US10936327B2 (en) | Method of implementing magnetic random access memory (MRAM) for mobile system-on-chip boot | |
EP2329365B1 (en) | Turbo boot systems and methods | |
KR101395778B1 (ko) | 메모리 카드 및 그것을 포함하는 메모리 시스템 그리고그것의 동작 방법 | |
US8041885B2 (en) | Memory system and method with flash memory device | |
KR101583002B1 (ko) | 컴퓨팅 시스템, 그것의 부팅 방법, 및 코드 데이터 피닝 방법 | |
US20140304497A1 (en) | Electronic device having function of booting operating system by bootloader, method of performing the same function, and storage medium | |
US11755315B2 (en) | Boot ROM update method and boot-up method of embedded system | |
US20100318727A1 (en) | Memory system and related method of loading code | |
CN105389122B (zh) | 数据储存器件的操作方法 | |
KR20130017348A (ko) | 메모리 시스템의 초기화 방법 | |
US20150317181A1 (en) | Operating system switching method | |
US10761834B2 (en) | SSD firmware download dual boot | |
US20130080717A1 (en) | Information processing apparatus and control method | |
JP2009205410A (ja) | メモリコントローラおよびメモリシステム | |
KR20240003648A (ko) | 메모리 시스템 및 그에 포함된 메모리 컨트롤러의 동작 방법 | |
Lo et al. | Implementing Hibernation-based Fast Booting as a Device Driver |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20140424 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
DAX | Request for extension of the european patent (deleted) | ||
RA4 | Supplementary search report drawn up and despatched (corrected) |
Effective date: 20150511 |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: G06F 9/44 20060101ALI20150505BHEP Ipc: G06F 12/02 20060101AFI20150505BHEP |
|
17Q | First examination report despatched |
Effective date: 20161019 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: EXAMINATION IS IN PROGRESS |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: EXAMINATION IS IN PROGRESS |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P. |
|
APBK | Appeal reference recorded |
Free format text: ORIGINAL CODE: EPIDOSNREFNE |
|
APBN | Date of receipt of notice of appeal recorded |
Free format text: ORIGINAL CODE: EPIDOSNNOA2E |
|
APBR | Date of receipt of statement of grounds of appeal recorded |
Free format text: ORIGINAL CODE: EPIDOSNNOA3E |
|
APAF | Appeal reference modified |
Free format text: ORIGINAL CODE: EPIDOSCREFNE |
|
APAF | Appeal reference modified |
Free format text: ORIGINAL CODE: EPIDOSCREFNE |
|
APAF | Appeal reference modified |
Free format text: ORIGINAL CODE: EPIDOSCREFNE |
|
APBT | Appeal procedure closed |
Free format text: ORIGINAL CODE: EPIDOSNNOA9E |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R079 Ref document number: 602011073550 Country of ref document: DE Free format text: PREVIOUS MAIN CLASS: G06F0009240000 Ipc: G06F0009440100 |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: GRANT OF PATENT IS INTENDED |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: G06F 12/02 20060101ALI20220915BHEP Ipc: G06F 9/4401 20180101AFI20220915BHEP |
|
INTG | Intention to grant announced |
Effective date: 20220928 |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE PATENT HAS BEEN GRANTED |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R096 Ref document number: 602011073550 Country of ref document: DE |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: REF Ref document number: 1539464 Country of ref document: AT Kind code of ref document: T Effective date: 20230115 |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: LT Ref legal event code: MG9D |
|
REG | Reference to a national code |
Ref country code: NL Ref legal event code: MP Effective date: 20221221 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20221221 Ref country code: NO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20230321 Ref country code: LT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20221221 Ref country code: FI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20221221 |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: MK05 Ref document number: 1539464 Country of ref document: AT Kind code of ref document: T Effective date: 20221221 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: RS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20221221 Ref country code: LV Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20221221 Ref country code: HR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20221221 Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20230322 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20221221 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SM Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20221221 Ref country code: RO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20221221 Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20230421 Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20221221 Ref country code: EE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20221221 Ref country code: CZ Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20221221 Ref country code: AT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20221221 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20221221 Ref country code: PL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20221221 Ref country code: IS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20230421 Ref country code: AL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20221221 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 602011073550 Country of ref document: DE |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20221221 |
|
26N | No opposition filed |
Effective date: 20230922 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20221221 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R119 Ref document number: 602011073550 Country of ref document: DE |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20221221 Ref country code: MC Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20221221 |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
REG | Reference to a national code |
Ref country code: BE Ref legal event code: MM Effective date: 20231031 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20231026 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20231026 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20231026 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20231026 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20231031 |