EP1738337A1 - Transducteur de mesure numerique a signal de courant - Google Patents

Transducteur de mesure numerique a signal de courant

Info

Publication number
EP1738337A1
EP1738337A1 EP05729510A EP05729510A EP1738337A1 EP 1738337 A1 EP1738337 A1 EP 1738337A1 EP 05729510 A EP05729510 A EP 05729510A EP 05729510 A EP05729510 A EP 05729510A EP 1738337 A1 EP1738337 A1 EP 1738337A1
Authority
EP
European Patent Office
Prior art keywords
output
reset
signal
current
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP05729510A
Other languages
German (de)
English (en)
Other versions
EP1738337B1 (fr
Inventor
Wolfgang Trunzer
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Endress and Hauser SE and Co KG
Original Assignee
Endress and Hauser SE and Co KG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Endress and Hauser SE and Co KG filed Critical Endress and Hauser SE and Co KG
Publication of EP1738337A1 publication Critical patent/EP1738337A1/fr
Application granted granted Critical
Publication of EP1738337B1 publication Critical patent/EP1738337B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G08SIGNALLING
    • G08CTRANSMISSION SYSTEMS FOR MEASURED VALUES, CONTROL OR SIMILAR SIGNALS
    • G08C19/00Electric signal transmission systems
    • G08C19/02Electric signal transmission systems in which the signal transmitted is magnitude of current or voltage

Definitions

  • the present invention relates to digital transmitters, in particular a transmitter with a current signal, in which the measured value is thus output by regulating a signal current or a feed current.
  • Digital transmitters are those that include at least one microprocessor for processing the measurement signals or for controlling internal functions. In safety-relevant applications in particular, it is necessary to be able to detect the failure of a transmitter or its components with a sufficiently high probability.
  • NAMUR recommendation NE43 suggests that in the case of measuring devices with a measuring signal current in a band range between 4 and 20 mA, a device failure with an error signal current outside this band range, e.g. no more than 3.6 mA or at least 21 mA is signaled.
  • the present invention has for its object to provide a digital transmitter that safely signals the failure of its microprocessor.
  • the object is achieved according to the invention by the transmitter according to independent claim 1.
  • the transmitter comprises a microprocessor with a reset input and a clock output for providing a periodic clock signal; a monitoring circuit with a clock input and a reset output; and a current controller for outputting a measurement signal current, which measurement signal current represents a measurement value in measurement operation in a first band range; and signals an error outside the first band range; in which
  • the clock input of the monitoring circuit is connected to the clock output of the microprocessor, the reset input of the microprocessor is connected to the reset output of the monitoring circuit, in the event of failure of the clock signal at the reset output of the monitoring circuit, a reset signal is periodically output will, further
  • the transmitter has a comparator circuit with a first input, which is connected via a low-pass filter to the reset output of the monitoring circuit, with a second input, to which a reference voltage is present, and with an output, which is connected to an input of the current regulator is, after repeated output of the reset signal, the voltage at the first input of the comparator circuit exceeds the reference voltage, so that at the output of the comparator there is an actuating signal which causes the current controller to output an error signal current outside the first band range.
  • the first band range for the measurement signal current is for example 4 to 20 mA.
  • the error signal current should be at least 21 mA or at most 3.6 mA.
  • the fault signal current is regulated to 22 mA.
  • the monitoring circuit can, for example, comprise a digital counter which counts from a start value and, when a limit value is exceeded or undershot, causes a reset signal to be output at the reset output.
  • the counter is reset to its starting value both by each pulse of the clock signal of the microprocessor and by the reset signal of the monitoring circuit.
  • the limit value is selected based on the counting speed of the counter and the clock frequency of the microprocessor such that the limit value is never under or exceeded when the clock signal is functioning. Furthermore, the limit value is selected so that after a reset signal is sent there is sufficient time to restart the microprocessor after a simple clock fault, so that the clock signal is output again at the output of the microprocessor before the limit value is reached. Therefore, a new reset signal is only output if a reset signal has not led to a successful reset in the expected time.
  • the low-pass filter via which the output signal of the monitoring circuit is fed to the comparator circuit, comprises an RC element.
  • the comparator circuit preferably comprises a first operational amplifier.
  • the current regulator comprises two parallel current regulator circuits, of which the first current regulator circuit regulates the measurement signal current in the first band range and the second current regulator circuit regulates the fault signal current to a value outside the first band region.
  • the second current regulator circuit can comprise a second operational amplifier, one input of which is connected to the output of the comparator circuit, and the output of which is connected to the base of a transistor, via which the fault signal current is set. It is currently preferred that the internal voltage supply for the second operational amplifier for regulating the error signal current takes place independently of the voltage supply for the current regulating circuit for regulating the measurement signal current. This ensures that the fault signal current can also be set if the voltage supply to the current regulator circuit for the measurement signal current has failed.
  • the first current regulator circuit for regulating the measurement signal current can be constructed similarly to the second current regulator circuit, the transmitter comprising an ASIC in a currently preferred embodiment and parts of the first current regulator circuit being integrated in the ASIC.
  • Fig. 3 an example of a current regulator for re-implementing the present invention.
  • the circuit of a transmitter according to the invention shown in FIG. 1 comprises a microprocessor 1 with a reset input and a clock output or trigger output for providing a periodic clock signal, which is shown as curve a in FIG. 2. Furthermore, a current regulator 2 is provided, which regulates the feed current of the transmitter as a measurement signal current between 4 and 20 mA. In normal measuring operation, the current regulator 2 receives an actuating signal, which represents a measured value, from the microprocessor 1 and regulates the feed current to a value corresponding to the actuating signal.
  • the transmitter further comprises monitoring circuit 3 with a clock input and a reset output, the signal of which is shown as curve b in FIG. 2.
  • the reset output of the monitoring circuit remains at zero. If, however, the clock signal fails to appear, then a reset pulse is output at the reset output, which is repeated after a certain time if the reset was unsuccessful and the clock signal of the microprocessor continues to remain 1.
  • the signal of the reset output is also fed via a low pass 5 to the input of a comparator 4 which comprises a first operational amplifier.
  • the signal curve at the comparator input can be seen from curve c in FIG. 2. If the reset is unsuccessful, several reset pulses increase the voltage until the reference voltage at the reference input of the comparator 4 is exceeded.
  • the voltage at the output of the comparator 4 is increased, and is output as a fault control signal to the current regulator 2, which now outputs the supply current to a fault signal current of, for example, 22 mA.
  • the general course of the feed current is shown schematically in curve d in FIG. 2. Accordingly, the value of the supply current in normal measuring operation in the band is between 4 and 20 mA and is regulated to 22 mA after a brief undefined transition, which is indicated by the X in the curve.
  • the current regulator 2 shown comprises two current regulator circuits connected in parallel, of which the first current regulator circuit regulates the measurement signal current in the first band region and the second current regulator circuit regulates the fault signal current to a value outside the first band region.
  • Both current regulator circuits each essentially comprise a current regulating transistor 21, 25 whose base is connected to the output of an operational amplifier 22, 26, respectively.
  • At the inputs of the operational amplifiers 22, 26 there is in each case a control voltage for regulating the measurement signal current or the error signal current.
  • the output of the comparator 4 is connected to the second operational amplifier 26 of the second current regulator circuit 12 via a series resistor R2.
  • the reference input of the second operational amplifier is grounded.
  • the output of the comparator When the output of the comparator is also grounded, the output signal of the second operational amplifier is grounded and the second transistor 25 blocks.
  • the comparator 4 if the clock of the microprocessor fails, the comparator 4 outputs a control signal Uv fault current, then the second operational amplifier 26 outputs a voltage which lowers the resistance of the second transistor 25, so that a current flows through the second transistor , which causes a total supply current of 22 mA.
  • the resistance of the main electronics, which is supplied by the supply current, and which is not shown in detail here, is summarized in this illustration by the resistor 27 or R HE.
  • the first current regulator circuit for regulating the measurement signal current is in principle constructed similarly to the second current regulator circuit, the transmitter comprising an ASIC 24 in the embodiment shown and the operational amplifier 22 of the first current regulator circuit being integrated in the ASIC 24.

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Measurement Of Current Or Voltage (AREA)
  • Arrangements For Transmission Of Measured Signals (AREA)
  • Amplifiers (AREA)
  • Continuous-Control Power Sources That Use Transistors (AREA)
EP05729510A 2004-04-19 2005-03-23 Transducteur de mesure numerique a signal de courant Active EP1738337B1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE102004019392A DE102004019392A1 (de) 2004-04-19 2004-04-19 Digitaler Messumformer mit Stromsignal
PCT/EP2005/051344 WO2005101345A1 (fr) 2004-04-19 2005-03-23 Transducteur de mesure numerique a signal de courant

Publications (2)

Publication Number Publication Date
EP1738337A1 true EP1738337A1 (fr) 2007-01-03
EP1738337B1 EP1738337B1 (fr) 2007-08-15

Family

ID=34963283

Family Applications (1)

Application Number Title Priority Date Filing Date
EP05729510A Active EP1738337B1 (fr) 2004-04-19 2005-03-23 Transducteur de mesure numerique a signal de courant

Country Status (6)

Country Link
US (1) US7928742B2 (fr)
EP (1) EP1738337B1 (fr)
CN (1) CN100481147C (fr)
AT (1) ATE370487T1 (fr)
DE (2) DE102004019392A1 (fr)
WO (1) WO2005101345A1 (fr)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102008061006A1 (de) * 2008-11-28 2010-06-02 Esw Gmbh Verfahren und Vorrichtung zur Messung von elektrischen Strom
DE102011082018A1 (de) * 2011-09-01 2013-03-07 Siemens Aktiengesellschaft Verfahren zum Betreiben eines Feldgeräts für die Prozessinstrumentierung sowie Feldgerät
DE102013107904A1 (de) 2013-07-24 2015-01-29 Endress + Hauser Flowtec Ag Messgerät mit einer umschaltbaren Mess- und Betriebselektronik zur Übermittlung eines Messsignals
DE102015105090A1 (de) * 2015-04-01 2016-10-06 Krohne Messtechnik Gmbh Verfahren zum Betreiben eines Feldgerätes und entsprechendes Feldgerät
CN109212307B (zh) * 2017-06-30 2020-12-18 致茂电子(苏州)有限公司 信号量测装置与信号量测方法

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57123424A (en) 1981-01-26 1982-07-31 Toko Inc Dc power supply device
DE3322242A1 (de) 1982-07-23 1984-01-26 Robert Bosch Gmbh, 7000 Stuttgart Einrichtung zur funktionsueberwachung elektronischer geraete, insbesondere mikroprozessoren
JPS6479841A (en) 1987-09-22 1989-03-24 Aisin Seiki Abnormality monitoring device for microcomputer
US4804958A (en) 1987-10-09 1989-02-14 Rosemount Inc. Two-wire transmitter with threshold detection circuit
FR2687810B1 (fr) 1992-02-21 1996-08-14 Sextant Avionique Procede et dispositif pour la surveillance temporelle du fonctionnement d'un processeur.
JPH06332755A (ja) * 1993-05-19 1994-12-02 Mitsubishi Electric Corp ウォッチドッグタイマ回路
JP3633092B2 (ja) * 1996-03-18 2005-03-30 日産自動車株式会社 マイコン故障監視装置
JP2000035903A (ja) 1998-07-16 2000-02-02 Hitachi Ltd マイクロコンピュータの暴走監視装置
US6985581B1 (en) * 1999-05-06 2006-01-10 Intel Corporation Method and apparatus to verify circuit operating conditions
DE29917651U1 (de) 1999-10-07 2000-11-09 Siemens AG, 80333 München Meßumformer sowie Prozeßleitsystem
DE10202028A1 (de) * 2002-01-18 2003-07-24 Endress & Hauser Gmbh & Co Kg Transmitter
RU2331899C2 (ru) 2003-08-07 2008-08-20 Роузмаунт Инк. Устройство обработки с цепью отключения

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO2005101345A1 *

Also Published As

Publication number Publication date
ATE370487T1 (de) 2007-09-15
US20080030356A1 (en) 2008-02-07
CN1942910A (zh) 2007-04-04
DE502005001258D1 (de) 2007-09-27
US7928742B2 (en) 2011-04-19
EP1738337B1 (fr) 2007-08-15
WO2005101345A1 (fr) 2005-10-27
DE102004019392A1 (de) 2005-12-08
CN100481147C (zh) 2009-04-22

Similar Documents

Publication Publication Date Title
EP1058093B1 (fr) Procédé et circuit d'alimentation et de surveillance du fonctionnement d'au moins un convertisseur de valeurs de mesure
EP3025318B1 (fr) Appareil de mesure doté d'une électronique de fonctionnement et de mesure commutable servant à la communication d'un signal de mesure
DE102014206292B4 (de) Elektroniksteuervorrichtung
EP1738337B1 (fr) Transducteur de mesure numerique a signal de courant
EP1466308A1 (fr) Ensemble capteur
EP2506436B1 (fr) Circuit d'entrée pour un composant d'entrée et procédé de fonctionnement d'un circuit d'entrée
WO2005083535A1 (fr) Systeme d'automatisation et procede pour identifier et corriger des erreurs de connexion
EP2904352A1 (fr) Lecture parallèle d'un capteur analogique par deux unités de commande
DE102005009593B4 (de) Verfahren und Vorrichtung zum Einstellen der Ausgangsimpedanz einer Treiberstufe
DE3515611C2 (fr)
DE3831193A1 (de) Messwertgeber-fehlererkennungsschaltung
DE102010051873A1 (de) Integrierte Schaltungsanordnung und Verfahren zur Signalüberwachung
DE2723705C2 (de) Prüf- und Überwachungseinrichtung für Hochfrequenz-Nachrichtenanlagen
DE3642500A1 (de) System zur ein- und/oder ausgabe von signalen eines digitalen steuersystems
WO2002031941A1 (fr) Ensemble circuit pour surveiller et/ou regler des tensions d'alimentation
EP0796035B1 (fr) Prothèse acoustique numérique avec supervision du processeur
EP3373085B1 (fr) Ensemble circuit à entrée multifonction, en particulier pour l'unité électronique de commande et de régulation d'un groupe motopompe
EP2603772B1 (fr) Circuiterie de régulation et de surveillance d'un courant de signal et transducteur de mesure comprenant une telle circuiterie
EP2053363A2 (fr) Dispositif destiné à l'établissement de retournements d'un arbre
DE102008043178A1 (de) Feldgerät der Prozessautomatisierungstechnik
DE10046584A1 (de) Sensoreinrichtung
DE102007057990B3 (de) Verfahren und Schaltungsanordnung zur Überwachung von durch elektrische Impulse angesteuerten Geräten
EP1394558A1 (fr) Dispositif de test de sécurité d'un convertisseur analogique-numérique
EP2053740A2 (fr) Procédé et dispositif destinés à l'utilisation d'un circuit
DE2719223B1 (de) Anordnung zum Umsetzen von Alarmsignalen zwischen einem digitalen Nachrichtenuebertragungssystem und einer zentralen Betriebsueberwachung

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20060921

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU MC NL PL PT RO SE SI SK TR

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

DAX Request for extension of the european patent (deleted)
AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU MC NL PL PT RO SE SI SK TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

Free format text: NOT ENGLISH

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

Free format text: LANGUAGE OF EP DOCUMENT: GERMAN

REF Corresponds to:

Ref document number: 502005001258

Country of ref document: DE

Date of ref document: 20070927

Kind code of ref document: P

ET Fr: translation filed
GBT Gb: translation of ep patent filed (gb section 77(6)(a)/1977)

Effective date: 20071115

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20071215

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070815

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070815

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070815

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20071126

NLV1 Nl: lapsed or annulled due to failure to fulfill the requirements of art. 29p and 29m of the patents act
PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070815

REG Reference to a national code

Ref country code: IE

Ref legal event code: FD4D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20071116

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070815

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20080115

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070815

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070815

Ref country code: IE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070815

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070815

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20071115

26N No opposition filed

Effective date: 20080516

BERE Be: lapsed

Owner name: ENDRESS + HAUSER G.M.B.H. + CO. KG

Effective date: 20080331

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20080331

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070815

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20080331

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070815

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070815

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20080323

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20071115

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090331

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090331

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20080323

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20080216

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070815

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 12

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20160321

Year of fee payment: 12

Ref country code: FR

Payment date: 20160321

Year of fee payment: 12

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: IT

Payment date: 20160324

Year of fee payment: 12

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20170323

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20171130

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20170331

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20170323

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20170323

REG Reference to a national code

Ref country code: DE

Ref legal event code: R081

Ref document number: 502005001258

Country of ref document: DE

Owner name: ENDRESS+HAUSER SE+CO. KG, DE

Free format text: FORMER OWNER: ENDRESS + HAUSER GMBH + CO. KG, 79689 MAULBURG, DE

P01 Opt-out of the competence of the unified patent court (upc) registered

Effective date: 20230601

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20240320

Year of fee payment: 20