DE69802290T2 - Gemeinsame unterbrechungsverarbeitung in einem datenverarbeitungssystem - Google Patents

Gemeinsame unterbrechungsverarbeitung in einem datenverarbeitungssystem

Info

Publication number
DE69802290T2
DE69802290T2 DE69802290T DE69802290T DE69802290T2 DE 69802290 T2 DE69802290 T2 DE 69802290T2 DE 69802290 T DE69802290 T DE 69802290T DE 69802290 T DE69802290 T DE 69802290T DE 69802290 T2 DE69802290 T2 DE 69802290T2
Authority
DE
Germany
Prior art keywords
joint
data processing
processing system
interrupt processing
interrupt
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69802290T
Other languages
English (en)
Other versions
DE69802290D1 (de
Inventor
Barry E Caldwell
Larry L Stephens
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
LSI Corp
Original Assignee
LSI Logic Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by LSI Logic Corp filed Critical LSI Logic Corp
Publication of DE69802290D1 publication Critical patent/DE69802290D1/de
Application granted granted Critical
Publication of DE69802290T2 publication Critical patent/DE69802290T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
DE69802290T 1997-08-15 1998-08-06 Gemeinsame unterbrechungsverarbeitung in einem datenverarbeitungssystem Expired - Lifetime DE69802290T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/911,932 US6003109A (en) 1997-08-15 1997-08-15 Method and apparatus for processing interrupts in a data processing system
PCT/US1998/016272 WO1999009487A1 (en) 1997-08-15 1998-08-06 Shared interrupt processing in a data processing system

Publications (2)

Publication Number Publication Date
DE69802290D1 DE69802290D1 (de) 2001-12-06
DE69802290T2 true DE69802290T2 (de) 2002-05-16

Family

ID=25431123

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69802290T Expired - Lifetime DE69802290T2 (de) 1997-08-15 1998-08-06 Gemeinsame unterbrechungsverarbeitung in einem datenverarbeitungssystem

Country Status (6)

Country Link
US (1) US6003109A (de)
EP (1) EP1002277B1 (de)
JP (1) JP2001516082A (de)
AU (1) AU8690698A (de)
DE (1) DE69802290T2 (de)
WO (1) WO1999009487A1 (de)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11184712A (ja) * 1997-12-24 1999-07-09 Toshiba Corp 情報処理装置
US6222846B1 (en) * 1998-04-22 2001-04-24 Compaq Computer Corporation Method and system for employing a non-masking interrupt as an input-output processor interrupt
US6370607B1 (en) * 1999-04-13 2002-04-09 Advanced Micro Devices, Inc. Automatic disabling of interrupts upon entry into interrupt service routine
US6604161B1 (en) * 1999-09-29 2003-08-05 Silicon Graphics, Inc. Translation of PCI level interrupts into packet based messages for edge event drive microprocessors
US6711636B1 (en) 1999-09-29 2004-03-23 Silicon Graphics, Inc. Transfer attribute encoding within an address on a bus
US6772257B1 (en) * 1999-12-23 2004-08-03 Intel Corporation Method and apparatus for processing interrupts
US6754755B1 (en) * 2000-08-10 2004-06-22 Hewlett-Packard Development Company, L.P. Service request system using an activity indicator to reduce processing overhead
US20020116563A1 (en) * 2000-12-12 2002-08-22 Lever Paul D. Apparatus and method to reduce interrupt latency in shared interrupt systems
US6772258B2 (en) * 2000-12-29 2004-08-03 Intel Corporation Method and apparatus for sharing an interrupt between disk drive interfaces
US6742060B2 (en) 2000-12-29 2004-05-25 Intel Corporation Look-up table based circuitry for sharing an interrupt between disk drive interfaces
US6738848B2 (en) * 2000-12-29 2004-05-18 Intel Corporation Decoder-based circuitry for sharing an interrupt between disk drive interfaces
US6795884B2 (en) 2000-12-29 2004-09-21 Intel Corporation Read-only memory based circuitry for sharing an interrupt between disk drive interfaces
DE10160298A1 (de) * 2001-12-07 2003-06-18 Bosch Gmbh Robert Verfahren und Vorrichtung zur Verarbeitung von Interrput-Signalen
CN113868185A (zh) * 2020-06-30 2021-12-31 Oppo广东移动通信有限公司 多芯片***、电子设备及数据传输方法

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3866181A (en) * 1972-12-26 1975-02-11 Honeywell Inf Systems Interrupt sequencing control apparatus
US4760516A (en) * 1986-11-25 1988-07-26 Dialogic Corporation Peripheral interrupt interface for multiple access to an interrupt level
JPS63238630A (ja) * 1987-03-26 1988-10-04 Toshiba Corp マイクロプロセツサの割込み制御装置
US5097483A (en) * 1989-02-21 1992-03-17 Sun Microsystems, Inc. Tri-statable bus with apparatus to drive bus line to first level and then second level for predetermined time before turning off
US5187781A (en) * 1989-12-19 1993-02-16 International Business Machines Corp. Shared hardware interrupt circuit for personal computers
JPH047641A (ja) * 1990-04-25 1992-01-13 Mitsubishi Electric Corp 割込制御装置
US5179707A (en) * 1990-06-01 1993-01-12 At&T Bell Laboratories Interrupt processing allocation in a multiprocessor system
JPH0743653B2 (ja) * 1990-07-25 1995-05-15 株式会社東芝 割込みコントローラ
US5265255A (en) * 1990-09-24 1993-11-23 International Business Machines Corp. Personal computer system with interrupt controller
US5414858A (en) * 1992-12-11 1995-05-09 International Business Machines Corporation System and method for dynamically varying between interrupt and polling to service requests of computer peripherals
JPH07105175A (ja) * 1993-10-08 1995-04-21 Nec Corp マイクロコンピュータ
US5506997A (en) * 1994-01-28 1996-04-09 Compaq Computer Corp. Device for mapping a set of interrupt signals generated on a first type bus to a set of interrupt signals defined by a second type bus and combing the mapped interrupt signals with a set of interrupt signals of the second type bus
US5555430A (en) * 1994-05-31 1996-09-10 Advanced Micro Devices Interrupt control architecture for symmetrical multiprocessing system
BR9508189A (pt) * 1994-06-28 1997-08-12 Intel Corp Conversor de protocolo de interrupção de pci para isa e mecanismo de seleção
JP2921412B2 (ja) * 1994-09-30 1999-07-19 日本電気株式会社 データ処理装置
US5535420A (en) * 1994-12-14 1996-07-09 Intel Corporation Method and apparatus for interrupt signaling in a computer system
US5721931A (en) * 1995-03-21 1998-02-24 Advanced Micro Devices Multiprocessing system employing an adaptive interrupt mapping mechanism and method
US5708815A (en) * 1995-05-05 1998-01-13 Intel Corporation DMA emulation via interrupt muxing
US5764996A (en) * 1995-11-27 1998-06-09 Digital Equipment Corporation Method and apparatus for optimizing PCI interrupt binding and associated latency in extended/bridged PCI busses

Also Published As

Publication number Publication date
JP2001516082A (ja) 2001-09-25
DE69802290D1 (de) 2001-12-06
EP1002277A1 (de) 2000-05-24
WO1999009487A1 (en) 1999-02-25
US6003109A (en) 1999-12-14
AU8690698A (en) 1999-03-08
EP1002277B1 (de) 2001-10-31

Similar Documents

Publication Publication Date Title
DE69706440D1 (de) Schutzmittel in einem verteilten rechnersystem
DE69801418D1 (de) Datenaufteilung und -dupliziering in einem verteilten datenverarbeitungssystem
DE69630347D1 (de) Dokumentbeförderungsvorrichtung in einem Datenverarbeitungsgerät
EP0690368A3 (de) Griffel verwendendes Rechnersystem
GB9615293D0 (en) Grouping of operations in a computer system
DE69803575D1 (de) Visualisierung in einem modularen softwaresystem
GB9726202D0 (en) Handling processor-intensive operations in a data processing system
DE69716663D1 (de) Prozesszuweisung in einem Mehrrechnersystem
IL134870A0 (en) Device for processing data transfers in a computer system
NO950780D0 (no) Datamaskin-system
KR960011629A (ko) 컴퓨터 시스템
DE69907709D1 (de) Prozessüberwachung in einem rechnersystem
GB2329984B (en) A Multi-Processor Computer System
DE69802290D1 (de) Gemeinsame unterbrechungsverarbeitung in einem datenverarbeitungssystem
DE69831906T2 (de) Datenverarbeitungssystem und -verfahren
DE69716376T2 (de) Fensterverarbeitung in einem Bildschirmanzeigensystem
NO994540D0 (no) Databehandlingssystem
GB9415102D0 (en) A data processing system for surfacing a model
GB9825543D0 (en) Arithmetic operations in a data processing system
GB9419103D0 (en) A data processing system
DE69730472D1 (de) Knoten-zu-Knoten-Unterbrechungsmechanismus in einem Multiprozessorsystem
DE69810098T2 (de) Leseoperationen in einem multiprozessorrechnersystem
DE69712998D1 (de) Auftragsverteilung in einem Mehrfachknoten-Rechnersystem
GB9720395D0 (en) Data processing system
GB9721299D0 (en) Improvements in computer systems

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8328 Change in the person/name/address of the agent

Representative=s name: FIENER, J., PAT.-ANW., 87719 MINDELHEIM