DE69423304T2 - Verfahren und System zur Kodierung von Chipfreigabesignalen für nichtflüchtige Speicherchips - Google Patents
Verfahren und System zur Kodierung von Chipfreigabesignalen für nichtflüchtige SpeicherchipsInfo
- Publication number
- DE69423304T2 DE69423304T2 DE69423304T DE69423304T DE69423304T2 DE 69423304 T2 DE69423304 T2 DE 69423304T2 DE 69423304 T DE69423304 T DE 69423304T DE 69423304 T DE69423304 T DE 69423304T DE 69423304 T2 DE69423304 T2 DE 69423304T2
- Authority
- DE
- Germany
- Prior art keywords
- volatile memory
- memory chips
- coding chip
- release signals
- chip release
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/4401—Bootstrapping
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
- G06F12/0646—Configuration or reconfiguration
- G06F12/0653—Configuration or reconfiguration with centralised address assignment
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Security & Cryptography (AREA)
- Read Only Memory (AREA)
- Memory System (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16632493A | 1993-12-10 | 1993-12-10 |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69423304D1 DE69423304D1 (de) | 2000-04-13 |
DE69423304T2 true DE69423304T2 (de) | 2000-10-26 |
Family
ID=22602776
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69423304T Expired - Lifetime DE69423304T2 (de) | 1993-12-10 | 1994-12-12 | Verfahren und System zur Kodierung von Chipfreigabesignalen für nichtflüchtige Speicherchips |
Country Status (4)
Country | Link |
---|---|
US (1) | US5768584A (ja) |
EP (1) | EP0657818B1 (ja) |
JP (1) | JP3670041B2 (ja) |
DE (1) | DE69423304T2 (ja) |
Families Citing this family (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5724604A (en) * | 1995-08-02 | 1998-03-03 | Motorola, Inc. | Data processing system for accessing an external device and method therefor |
JPH10116187A (ja) * | 1996-10-11 | 1998-05-06 | Mitsubishi Electric Corp | マイクロコンピュータ |
US6009522A (en) * | 1997-09-30 | 1999-12-28 | Micron Electronics, Inc. | Attachment or integration of a BIOS device into a computer system using the system memory data bus |
US6496911B1 (en) * | 1998-10-02 | 2002-12-17 | International Business Machines Corporation | Apparatus for memory bus tuning and methods therefor |
US6195749B1 (en) | 2000-02-10 | 2001-02-27 | Advanced Micro Devices, Inc. | Computer system including a memory access controller for using non-system memory storage resources during system boot time |
WO2003009195A1 (fr) * | 2001-07-16 | 2003-01-30 | Dmitry Alexandrovich Gertner | Structure «crafe » de protection cryptographique individuelle |
US20030097552A1 (en) * | 2001-11-19 | 2003-05-22 | Lewis Robert E. | Resilient boot prom loader |
US6976160B1 (en) * | 2002-02-22 | 2005-12-13 | Xilinx, Inc. | Method and system for controlling default values of flip-flops in PGA/ASIC-based designs |
US7234052B2 (en) * | 2002-03-08 | 2007-06-19 | Samsung Electronics Co., Ltd | System boot using NAND flash memory and method thereof |
JP4129381B2 (ja) | 2002-09-25 | 2008-08-06 | 株式会社ルネサステクノロジ | 不揮発性半導体記憶装置 |
US7272709B2 (en) * | 2002-12-26 | 2007-09-18 | Micron Technology, Inc. | Using chip select to specify boot memory |
US20050086456A1 (en) * | 2003-09-29 | 2005-04-21 | Yaron Elboim | Addressing scheme to load configuration registers |
KR100590388B1 (ko) * | 2005-03-10 | 2006-06-19 | 주식회사 하이닉스반도체 | 멀티-플레인 타입 플래쉬 메모리 장치와, 그 프로그램 동작및 리드 동작 제어 방법 |
US8032688B2 (en) * | 2005-06-30 | 2011-10-04 | Intel Corporation | Micro-tile memory interfaces |
US8253751B2 (en) | 2005-06-30 | 2012-08-28 | Intel Corporation | Memory controller interface for micro-tiled memory access |
JPWO2007011037A1 (ja) * | 2005-07-21 | 2009-02-05 | パナソニック株式会社 | データの回転またはインターリーブ機能を有する半導体メモリ装置 |
FR2890200A1 (fr) * | 2005-08-25 | 2007-03-02 | St Microelectronics Sa | Procede de configuration d'un espace memoire divise en zones memoire |
JP2007299227A (ja) * | 2006-04-28 | 2007-11-15 | Toshiba Corp | 情報処理装置及び情報処理装置のブート方法 |
US7623367B2 (en) * | 2006-10-13 | 2009-11-24 | Agere Systems Inc. | Read-only memory device and related method of design |
US8878860B2 (en) * | 2006-12-28 | 2014-11-04 | Intel Corporation | Accessing memory using multi-tiling |
KR100819660B1 (ko) * | 2007-02-06 | 2008-04-07 | 주식회사 하이닉스반도체 | 반도체 패키지 |
JP2007157331A (ja) * | 2007-03-16 | 2007-06-21 | Ricoh Co Ltd | 複合化フラッシュメモリ及びそれを搭載した携帯用機器 |
US8402410B2 (en) * | 2007-08-27 | 2013-03-19 | Samsung Electronics Co., Ltd. | Method and apparatus for managing configuration memory of reconfigurable hardware |
US7791365B2 (en) * | 2007-10-19 | 2010-09-07 | International Business Machines Corporation | Remotely configurable chip and associated method |
JP5143601B2 (ja) * | 2008-03-24 | 2013-02-13 | 株式会社日立製作所 | 情報処理装置と情報処理方法およびストレージシステム |
JP2008251154A (ja) * | 2008-04-11 | 2008-10-16 | Renesas Technology Corp | 不揮発性半導体記憶装置 |
JP5624578B2 (ja) | 2012-03-23 | 2014-11-12 | 株式会社東芝 | メモリシステム |
US9146747B2 (en) * | 2013-08-08 | 2015-09-29 | Linear Algebra Technologies Limited | Apparatus, systems, and methods for providing configurable computational imaging pipeline |
US11768689B2 (en) | 2013-08-08 | 2023-09-26 | Movidius Limited | Apparatus, systems, and methods for low power computational imaging |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4118773A (en) * | 1977-04-01 | 1978-10-03 | Honeywell Information Systems Inc. | Microprogram memory bank addressing system |
US4503491A (en) * | 1981-06-29 | 1985-03-05 | Matsushita Electric Industrial Co., Ltd. | Computer with expanded addressing capability |
JPS60157646A (ja) * | 1984-01-27 | 1985-08-17 | Mitsubishi Electric Corp | メモリバンク切換装置 |
JPH0246490A (ja) * | 1988-08-06 | 1990-02-15 | Mitsubishi Electric Corp | メモリ回路 |
US5005157A (en) * | 1989-11-13 | 1991-04-02 | Chips & Technologies, Inc. | Apparatus for selectively providing RAS signals or RAS timing and coded RAS address signals |
US5307497A (en) * | 1990-06-25 | 1994-04-26 | International Business Machines Corp. | Disk operating system loadable from read only memory using installable file system interface |
US5245572A (en) * | 1991-07-30 | 1993-09-14 | Intel Corporation | Floating gate nonvolatile memory with reading while writing capability |
-
1994
- 1994-12-09 JP JP30618994A patent/JP3670041B2/ja not_active Expired - Lifetime
- 1994-12-12 DE DE69423304T patent/DE69423304T2/de not_active Expired - Lifetime
- 1994-12-12 EP EP94309256A patent/EP0657818B1/en not_active Expired - Lifetime
-
1996
- 1996-09-10 US US08/710,047 patent/US5768584A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
EP0657818B1 (en) | 2000-03-08 |
JPH07200398A (ja) | 1995-08-04 |
US5768584A (en) | 1998-06-16 |
JP3670041B2 (ja) | 2005-07-13 |
EP0657818A1 (en) | 1995-06-14 |
DE69423304D1 (de) | 2000-04-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69423304T2 (de) | Verfahren und System zur Kodierung von Chipfreigabesignalen für nichtflüchtige Speicherchips | |
DE69528851D1 (de) | Einchipsteuerungsspeicheranordnung und eine Speicherarchitektur und Verfahren zur Inbetriebnahme derselben | |
DE69731377D1 (de) | Verfahren und system zur bereitstellung von datenströmen | |
DE69737757D1 (de) | System und Verfahren zur Speicher-Emulation | |
DE69720103T2 (de) | Verfahren und Gerät für Redundanz von nichtflüchtigen integrierten Speichern | |
ATE235718T1 (de) | Anlage und verfahren zum lesen von fingerabdrücken | |
DE69812986T2 (de) | Integriertes datensammlungs und übertragungssystem und verfahren zur verfolgung von paketdaten | |
DE69723105D1 (de) | Speicher und verfahren zum lesen von speicherelementenuntergruppen | |
DE69731338D1 (de) | Verfahren und System zum sicheren Übertragen und Speichern von geschützter Information | |
DE69737709D1 (de) | Verfahren und Vorrichtung für Informationsverarbeitung und Speicherzuordnungsanordnung | |
DE69838938D1 (de) | Verfahren und Gerät zum Speichern von kodierten Datensignalen | |
DE59611511D1 (de) | Verfahren zur redundanzreduktion bei der codierung von mehrkanaligen signalen und vorrichtung zur dekodierung von redundanzreduzierten, mehrkanaligen signalen | |
DE69805036T2 (de) | Bildsignaldatenstruktur sowie Verfahren zur Codierung und Decodierung von Bildsignalen | |
DE69428658T2 (de) | Nichtflüchtige Halbleiterspeicheranordnung und Verfahren zur Herstellung | |
DE69428516D1 (de) | Flash-EEPROM-Speicher-Matrix und Verfahren zur Vorspannung | |
DE69017074D1 (de) | Verfahren und Einrichtung zur Codierung von Audio-Signalen. | |
DE69727303D1 (de) | Verfahren zur herstellung von halbleiterscheiben grosser abmessungen | |
DE69830332D1 (de) | Verfahren zur erzeugung von akustischen signalen aus einer speicherkarte oder chipkarte und karte zur durchführung des verfahrens | |
DE69032346T2 (de) | Verfahren und System zur Sicherung von Datenendgeräten | |
DE69619356D1 (de) | Verfahren und Vorrichtung zur Kodierung/Dekodierung von digitalen Informationen | |
DE69327391D1 (de) | Informationssystem und Verfahren zur Pufferspeicherverwaltung | |
DE69800511T2 (de) | Chipkartensystem und Verfahren zum Sichern des Systems | |
DE69316858D1 (de) | Nichtflüchtige Halbleiteranordnung und Verfahren zur ihrer Herstellung | |
DE69716177T2 (de) | Verfahren zur herstellung von granuliertem harnstoff | |
DE59005646D1 (de) | Verfahren zur kodierung und verfügbarkeit einer chipkarte. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8328 | Change in the person/name/address of the agent |
Representative=s name: HOESSLE PATENTANWAELTE PARTNERSCHAFT, 70173 STUTTG |