US6857099B1
(en)
|
1996-09-18 |
2005-02-15 |
Nippon Steel Corporation |
Multilevel semiconductor memory, write/read method thereto/therefrom and storage medium storing write/read program
|
US6839875B2
(en)
*
|
1996-10-18 |
2005-01-04 |
Micron Technology, Inc. |
Method and apparatus for performing error correction on data read from a multistate memory
|
US5859858A
(en)
*
|
1996-10-25 |
1999-01-12 |
Intel Corporation |
Method and apparatus for correcting a multilevel cell memory by using error locating codes
|
DE69907622T2
(de)
|
1999-02-10 |
2004-03-25 |
Stmicroelectronics S.R.L., Agrate Brianza |
Verfahren zur Fehlerkorrektur in einem in einer Mehrpegelspeicherzelle gespeicherten Binärwort, mit einer Minimumanzahl von Korrekturbits
|
US7660941B2
(en)
*
|
2003-09-10 |
2010-02-09 |
Super Talent Electronics, Inc. |
Two-level RAM lookup table for block and page allocation and wear-leveling in limited-write flash-memories
|
US7333364B2
(en)
*
|
2000-01-06 |
2008-02-19 |
Super Talent Electronics, Inc. |
Cell-downgrading and reference-voltage adjustment for a multi-bit-cell flash memory
|
US20020174397A1
(en)
*
|
2001-05-16 |
2002-11-21 |
Fujitsu Limited |
Method for error detection/correction of multilevel cell memory and multilevel cell memory having error detection/correction function
|
US6990623B2
(en)
*
|
2001-05-16 |
2006-01-24 |
Fujitsu Limited |
Method for error detection/correction of multilevel cell memory and multilevel cell memory having error detection/correction function
|
JP2003196163A
(ja)
*
|
2001-12-27 |
2003-07-11 |
Denso Corp |
電子制御装置
|
WO2007132457A2
(en)
|
2006-05-12 |
2007-11-22 |
Anobit Technologies Ltd. |
Combined distortion estimation and error correction coding for memory devices
|
US8050086B2
(en)
|
2006-05-12 |
2011-11-01 |
Anobit Technologies Ltd. |
Distortion estimation and cancellation in memory devices
|
WO2007132456A2
(en)
|
2006-05-12 |
2007-11-22 |
Anobit Technologies Ltd. |
Memory device with adaptive capacity
|
WO2007132452A2
(en)
|
2006-05-12 |
2007-11-22 |
Anobit Technologies |
Reducing programming error in memory devices
|
US8060806B2
(en)
|
2006-08-27 |
2011-11-15 |
Anobit Technologies Ltd. |
Estimation of non-linear distortion in memory devices
|
US7821826B2
(en)
|
2006-10-30 |
2010-10-26 |
Anobit Technologies, Ltd. |
Memory cell readout using successive approximation
|
WO2008053472A2
(en)
|
2006-10-30 |
2008-05-08 |
Anobit Technologies Ltd. |
Reading memory cells using multiple thresholds
|
US7924648B2
(en)
|
2006-11-28 |
2011-04-12 |
Anobit Technologies Ltd. |
Memory power and performance management
|
WO2008068747A2
(en)
|
2006-12-03 |
2008-06-12 |
Anobit Technologies Ltd. |
Automatic defect management in memory devices
|
US7593263B2
(en)
|
2006-12-17 |
2009-09-22 |
Anobit Technologies Ltd. |
Memory device with reduced reading latency
|
US7900102B2
(en)
|
2006-12-17 |
2011-03-01 |
Anobit Technologies Ltd. |
High-speed programming of memory devices
|
US8151166B2
(en)
|
2007-01-24 |
2012-04-03 |
Anobit Technologies Ltd. |
Reduction of back pattern dependency effects in memory devices
|
US7751240B2
(en)
|
2007-01-24 |
2010-07-06 |
Anobit Technologies Ltd. |
Memory device with negative thresholds
|
US8369141B2
(en)
|
2007-03-12 |
2013-02-05 |
Apple Inc. |
Adaptive estimation of memory cell read thresholds
|
US8001320B2
(en)
|
2007-04-22 |
2011-08-16 |
Anobit Technologies Ltd. |
Command interface for memory devices
|
WO2008139441A2
(en)
|
2007-05-12 |
2008-11-20 |
Anobit Technologies Ltd. |
Memory device with internal signal processing unit
|
US8234545B2
(en)
|
2007-05-12 |
2012-07-31 |
Apple Inc. |
Data storage with incremental redundancy
|
US7966547B2
(en)
|
2007-07-02 |
2011-06-21 |
International Business Machines Corporation |
Multi-bit error correction scheme in multi-level memory storage system
|
US8051358B2
(en)
*
|
2007-07-06 |
2011-11-01 |
Micron Technology, Inc. |
Error recovery storage along a nand-flash string
|
US8065583B2
(en)
|
2007-07-06 |
2011-11-22 |
Micron Technology, Inc. |
Data storage with an outer block code and a stream-based inner code
|
US7925936B1
(en)
|
2007-07-13 |
2011-04-12 |
Anobit Technologies Ltd. |
Memory device with non-uniform programming levels
|
US8259497B2
(en)
|
2007-08-06 |
2012-09-04 |
Apple Inc. |
Programming schemes for multi-level analog memory cells
|
US8174905B2
(en)
|
2007-09-19 |
2012-05-08 |
Anobit Technologies Ltd. |
Programming orders for reducing distortion in arrays of multi-level analog memory cells
|
US7773413B2
(en)
|
2007-10-08 |
2010-08-10 |
Anobit Technologies Ltd. |
Reliable data storage in analog memory cells in the presence of temperature variations
|
US8068360B2
(en)
|
2007-10-19 |
2011-11-29 |
Anobit Technologies Ltd. |
Reading analog memory cells using built-in multi-threshold commands
|
US8000141B1
(en)
|
2007-10-19 |
2011-08-16 |
Anobit Technologies Ltd. |
Compensation for voltage drifts in analog memory cells
|
US8527819B2
(en)
|
2007-10-19 |
2013-09-03 |
Apple Inc. |
Data storage in analog memory cell arrays having erase failures
|
KR101509836B1
(ko)
|
2007-11-13 |
2015-04-06 |
애플 인크. |
멀티 유닛 메모리 디바이스에서의 메모리 유닛의 최적화된 선택
|
US8499229B2
(en)
|
2007-11-21 |
2013-07-30 |
Micro Technology, Inc. |
Method and apparatus for reading data from flash memory
|
US8327245B2
(en)
|
2007-11-21 |
2012-12-04 |
Micron Technology, Inc. |
Memory controller supporting rate-compatible punctured codes
|
US8046542B2
(en)
*
|
2007-11-21 |
2011-10-25 |
Micron Technology, Inc. |
Fault-tolerant non-volatile integrated circuit memory
|
US8225181B2
(en)
|
2007-11-30 |
2012-07-17 |
Apple Inc. |
Efficient re-read operations from memory devices
|
US8209588B2
(en)
|
2007-12-12 |
2012-06-26 |
Anobit Technologies Ltd. |
Efficient interference cancellation in analog memory cell arrays
|
US8456905B2
(en)
|
2007-12-16 |
2013-06-04 |
Apple Inc. |
Efficient data storage in multi-plane memory devices
|
TW200929237A
(en)
*
|
2007-12-21 |
2009-07-01 |
Winbond Electronics Corp |
Memory architecture and configuration method thereof
|
US8085586B2
(en)
|
2007-12-27 |
2011-12-27 |
Anobit Technologies Ltd. |
Wear level estimation in analog memory cells
|
US8156398B2
(en)
|
2008-02-05 |
2012-04-10 |
Anobit Technologies Ltd. |
Parameter estimation based on error correction code parity check equations
|
US7924587B2
(en)
|
2008-02-21 |
2011-04-12 |
Anobit Technologies Ltd. |
Programming of analog memory cells using a single programming pulse per state transition
|
US7864573B2
(en)
|
2008-02-24 |
2011-01-04 |
Anobit Technologies Ltd. |
Programming analog memory cells for reduced variance after retention
|
US8230300B2
(en)
|
2008-03-07 |
2012-07-24 |
Apple Inc. |
Efficient readout from analog memory cells using data compression
|
US8400858B2
(en)
|
2008-03-18 |
2013-03-19 |
Apple Inc. |
Memory device with reduced sense time readout
|
US8059457B2
(en)
|
2008-03-18 |
2011-11-15 |
Anobit Technologies Ltd. |
Memory device with multiple-accuracy read commands
|
US7995388B1
(en)
|
2008-08-05 |
2011-08-09 |
Anobit Technologies Ltd. |
Data storage using modified voltages
|
US7924613B1
(en)
*
|
2008-08-05 |
2011-04-12 |
Anobit Technologies Ltd. |
Data storage in analog memory cells with protection against programming interruption
|
US8169825B1
(en)
|
2008-09-02 |
2012-05-01 |
Anobit Technologies Ltd. |
Reliable data storage in analog memory cells subjected to long retention periods
|
US8949684B1
(en)
|
2008-09-02 |
2015-02-03 |
Apple Inc. |
Segmented data storage
|
US8000135B1
(en)
|
2008-09-14 |
2011-08-16 |
Anobit Technologies Ltd. |
Estimation of memory cell read thresholds by sampling inside programming level distribution intervals
|
US8482978B1
(en)
|
2008-09-14 |
2013-07-09 |
Apple Inc. |
Estimation of memory cell read thresholds by sampling inside programming level distribution intervals
|
US8239734B1
(en)
|
2008-10-15 |
2012-08-07 |
Apple Inc. |
Efficient data storage in storage device arrays
|
US8261159B1
(en)
|
2008-10-30 |
2012-09-04 |
Apple, Inc. |
Data scrambling schemes for memory devices
|
US8208304B2
(en)
|
2008-11-16 |
2012-06-26 |
Anobit Technologies Ltd. |
Storage at M bits/cell density in N bits/cell analog memory cell devices, M>N
|
US8174857B1
(en)
|
2008-12-31 |
2012-05-08 |
Anobit Technologies Ltd. |
Efficient readout schemes for analog memory cell devices using multiple read threshold sets
|
US8248831B2
(en)
|
2008-12-31 |
2012-08-21 |
Apple Inc. |
Rejuvenation of analog memory cells
|
US8924661B1
(en)
|
2009-01-18 |
2014-12-30 |
Apple Inc. |
Memory system including a controller and processors associated with memory devices
|
US8228701B2
(en)
|
2009-03-01 |
2012-07-24 |
Apple Inc. |
Selective activation of programming schemes in analog memory cell arrays
|
US8832354B2
(en)
|
2009-03-25 |
2014-09-09 |
Apple Inc. |
Use of host system resources by memory controller
|
US8259506B1
(en)
|
2009-03-25 |
2012-09-04 |
Apple Inc. |
Database of memory read thresholds
|
US8238157B1
(en)
|
2009-04-12 |
2012-08-07 |
Apple Inc. |
Selective re-programming of analog memory cells
|
US8479080B1
(en)
|
2009-07-12 |
2013-07-02 |
Apple Inc. |
Adaptive over-provisioning in memory systems
|
US8495465B1
(en)
|
2009-10-15 |
2013-07-23 |
Apple Inc. |
Error correction coding over multiple memory pages
|
US8677054B1
(en)
|
2009-12-16 |
2014-03-18 |
Apple Inc. |
Memory management schemes for non-volatile memory devices
|
US8694814B1
(en)
|
2010-01-10 |
2014-04-08 |
Apple Inc. |
Reuse of host hibernation storage space by memory controller
|
US8677203B1
(en)
|
2010-01-11 |
2014-03-18 |
Apple Inc. |
Redundant data storage schemes for multi-die memory systems
|
US8694853B1
(en)
|
2010-05-04 |
2014-04-08 |
Apple Inc. |
Read commands for reading interfering memory cells
|
US8386895B2
(en)
|
2010-05-19 |
2013-02-26 |
Micron Technology, Inc. |
Enhanced multilevel memory
|
US8572423B1
(en)
|
2010-06-22 |
2013-10-29 |
Apple Inc. |
Reducing peak current in memory systems
|
US8595591B1
(en)
|
2010-07-11 |
2013-11-26 |
Apple Inc. |
Interference-aware assignment of programming levels in analog memory cells
|
US9104580B1
(en)
|
2010-07-27 |
2015-08-11 |
Apple Inc. |
Cache memory for hybrid disk drives
|
US8645794B1
(en)
|
2010-07-31 |
2014-02-04 |
Apple Inc. |
Data storage in analog memory cells using a non-integer number of bits per cell
|
US8856475B1
(en)
|
2010-08-01 |
2014-10-07 |
Apple Inc. |
Efficient selection of memory blocks for compaction
|
US8694854B1
(en)
|
2010-08-17 |
2014-04-08 |
Apple Inc. |
Read threshold setting based on soft readout statistics
|
US9021181B1
(en)
|
2010-09-27 |
2015-04-28 |
Apple Inc. |
Memory management for unifying memory cell conditions by using maximum time intervals
|
US8793556B1
(en)
|
2012-05-22 |
2014-07-29 |
Pmc-Sierra, Inc. |
Systems and methods for reclaiming flash blocks of a flash drive
|
US9021337B1
(en)
|
2012-05-22 |
2015-04-28 |
Pmc-Sierra, Inc. |
Systems and methods for adaptively selecting among different error correction coding schemes in a flash drive
|
US8972824B1
(en)
|
2012-05-22 |
2015-03-03 |
Pmc-Sierra, Inc. |
Systems and methods for transparently varying error correction code strength in a flash drive
|
US9183085B1
(en)
|
2012-05-22 |
2015-11-10 |
Pmc-Sierra, Inc. |
Systems and methods for adaptively selecting from among a plurality of error correction coding schemes in a flash drive for robustness and low latency
|
US8788910B1
(en)
|
2012-05-22 |
2014-07-22 |
Pmc-Sierra, Inc. |
Systems and methods for low latency, high reliability error correction in a flash drive
|
US9047214B1
(en)
|
2012-05-22 |
2015-06-02 |
Pmc-Sierra, Inc. |
System and method for tolerating a failed page in a flash device
|
US9176812B1
(en)
|
2012-05-22 |
2015-11-03 |
Pmc-Sierra, Inc. |
Systems and methods for storing data in page stripes of a flash drive
|
US9021336B1
(en)
|
2012-05-22 |
2015-04-28 |
Pmc-Sierra, Inc. |
Systems and methods for redundantly storing error correction codes in a flash drive with secondary parity information spread out across each page of a group of pages
|
US9021333B1
(en)
|
2012-05-22 |
2015-04-28 |
Pmc-Sierra, Inc. |
Systems and methods for recovering data from failed portions of a flash drive
|
US8996957B1
(en)
|
2012-05-22 |
2015-03-31 |
Pmc-Sierra, Inc. |
Systems and methods for initializing regions of a flash drive having diverse error correction coding (ECC) schemes
|
US9577673B2
(en)
|
2012-11-08 |
2017-02-21 |
Micron Technology, Inc. |
Error correction methods and apparatuses using first and second decoders
|
US9053012B1
(en)
|
2013-03-15 |
2015-06-09 |
Pmc-Sierra, Inc. |
Systems and methods for storing data for solid-state memory
|
US9026867B1
(en)
|
2013-03-15 |
2015-05-05 |
Pmc-Sierra, Inc. |
Systems and methods for adapting to changing characteristics of multi-level cells in solid-state memory
|
US9208018B1
(en)
|
2013-03-15 |
2015-12-08 |
Pmc-Sierra, Inc. |
Systems and methods for reclaiming memory for solid-state memory
|
US9009565B1
(en)
|
2013-03-15 |
2015-04-14 |
Pmc-Sierra, Inc. |
Systems and methods for mapping for solid-state memory
|
US9081701B1
(en)
|
2013-03-15 |
2015-07-14 |
Pmc-Sierra, Inc. |
Systems and methods for decoding data for solid-state memory
|
US11556416B2
(en)
|
2021-05-05 |
2023-01-17 |
Apple Inc. |
Controlling memory readout reliability and throughput by adjusting distance between read thresholds
|
US11847342B2
(en)
|
2021-07-28 |
2023-12-19 |
Apple Inc. |
Efficient transfer of hard data and confidence levels in reading a nonvolatile memory
|