DE68928052D1 - Sammelleitungsverträgliche programmierbare Folgesteuerung - Google Patents

Sammelleitungsverträgliche programmierbare Folgesteuerung

Info

Publication number
DE68928052D1
DE68928052D1 DE68928052T DE68928052T DE68928052D1 DE 68928052 D1 DE68928052 D1 DE 68928052D1 DE 68928052 T DE68928052 T DE 68928052T DE 68928052 T DE68928052 T DE 68928052T DE 68928052 D1 DE68928052 D1 DE 68928052D1
Authority
DE
Germany
Prior art keywords
sequencer
microprocessor
sequence control
collecting line
programmable sequence
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE68928052T
Other languages
English (en)
Inventor
Philip Freidin
Bernard J New
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Micro Devices Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Application granted granted Critical
Publication of DE68928052D1 publication Critical patent/DE68928052D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00—Program-control systems
    • G05B2219/20—Pc systems
    • G05B2219/22—Pc multi processor system
    • G05B2219/2207—Microcontroller combined with state sequencer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
  • Information Transfer Systems (AREA)
  • Executing Machine-Instructions (AREA)
  • Programmable Controllers (AREA)
  • Communication Control (AREA)
DE68928052T 1988-03-14 1989-02-14 Sammelleitungsverträgliche programmierbare Folgesteuerung Expired - Lifetime DE68928052D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/167,598 US4967346A (en) 1988-03-14 1988-03-14 Universal microprocessor interface circuit

Publications (1)

Publication Number Publication Date
DE68928052D1 true DE68928052D1 (de) 1997-06-26

Family

ID=22608013

Family Applications (1)

Application Number Title Priority Date Filing Date
DE68928052T Expired - Lifetime DE68928052D1 (de) 1988-03-14 1989-02-14 Sammelleitungsverträgliche programmierbare Folgesteuerung

Country Status (5)

Country Link
US (1) US4967346A (de)
EP (2) EP0333318A3 (de)
JP (1) JPH0214349A (de)
AT (1) ATE153458T1 (de)
DE (1) DE68928052D1 (de)

Families Citing this family (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0235524A (ja) * 1988-03-14 1990-02-06 Advanced Micro Devicds Inc バスコンパチブルプログラマブルシーケンサ
US5163145A (en) * 1989-04-25 1992-11-10 Dell Usa L.P. Circuit for determining between a first or second type CPU at reset by examining upper M bits of initial memory reference
US5297272A (en) * 1989-08-02 1994-03-22 Advanced Logic Research, Inc. Apparatus for automatically disabling and isolating a computer's original processor upon installation of a processor upgrade card
US5155839A (en) * 1989-09-29 1992-10-13 Allen-Bradley Company, Inc. Apparatus using in undifferentiated strobe output to interface either of two incompatible memory access signal types to a memory
US5220651A (en) * 1989-10-11 1993-06-15 Micral, Inc. Cpu-bus controller for accomplishing transfer operations between a controller and devices coupled to an input/output bus
JP2559868B2 (ja) * 1990-01-06 1996-12-04 富士通株式会社 情報処理装置
GB9018991D0 (en) * 1990-08-31 1990-10-17 Ncr Co Work station with timing independant interface units
WO1992006433A1 (en) * 1990-10-03 1992-04-16 Allied-Signal Inc. Universal processor interface component
EP0510241A3 (en) * 1991-04-22 1993-01-13 Acer Incorporated Upgradeable/downgradeable computer
US5551012A (en) * 1991-04-22 1996-08-27 Acer Incorporated Single socket upgradeable computer motherboard with automatic detection and socket reconfiguration for inserted CPU chip
US5761479A (en) * 1991-04-22 1998-06-02 Acer Incorporated Upgradeable/downgradeable central processing unit chip computer systems
US5495594A (en) * 1991-07-12 1996-02-27 Zilog, Inc. Technique for automatically adapting a peripheral integrated circuit for operation with a variety of microprocessor control signal protocols
EP0529142A1 (de) * 1991-08-30 1993-03-03 Acer Incorporated Ausbaubare und abbaubare Rechner
KR930006553A (ko) * 1991-09-27 1993-04-21 리차드 이. 살웬 디지탈 컴퓨터 시스템
KR950002162B1 (ko) * 1992-02-12 1995-03-14 삼성전자주식회사 Cpu 로직의 자동 절환 장치
US5790834A (en) * 1992-08-31 1998-08-04 Intel Corporation Apparatus and method using an ID instruction to identify a computer microprocessor
US5440702A (en) * 1992-10-16 1995-08-08 Delco Electronics Corporation Data processing system with condition code architecture for executing single instruction range checking and limiting operations
US5490279A (en) * 1993-05-21 1996-02-06 Intel Corporation Method and apparatus for operating a single CPU computer system as a multiprocessor system
US5884091A (en) * 1993-12-08 1999-03-16 Intel Corporation Computer system having a central processing unit responsive to the identity of an upgrade processor
AU2821395A (en) * 1994-06-29 1996-01-25 Intel Corporation Processor that indicates system bus ownership in an upgradable multiprocessor computer system
US5734872A (en) * 1994-09-19 1998-03-31 Kelly; Michael CPU interconnect system for a computer
US6038400A (en) * 1995-09-27 2000-03-14 Linear Technology Corporation Self-configuring interface circuitry, including circuitry for identifying a protocol used to send signals to the interface circuitry, and circuitry for receiving the signals using the identified protocol
US5862351A (en) * 1996-11-07 1999-01-19 He; Zhi Qiang Motherboard with automatic configuration
AU3607300A (en) * 1999-02-28 2000-09-21 Embedded Planet Llc Computer circuit for families of processors
US6772328B1 (en) * 1999-06-18 2004-08-03 Samsung Electronics Co., Ltd. Dynamic initialization of processor module via motherboard interface
US6985987B2 (en) * 2000-11-01 2006-01-10 Via Technologies, Inc. Apparatus and method for supporting multi-processors and motherboard of the same
US6842816B1 (en) * 2001-07-31 2005-01-11 Network Elements, Inc. Configurable glueless microprocessor interface
US20040008725A1 (en) * 2002-07-15 2004-01-15 Analog Devices, Inc. Method and an interface circuit configurable in two communication protocol modes

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4287563A (en) * 1979-11-13 1981-09-01 Motorola, Inc. Versatile microprocessor bus interface
US4379327A (en) * 1980-07-21 1983-04-05 Motorola, Inc. Universal interface circuit for synchronous and asynchronous buses
US4641261A (en) * 1984-05-21 1987-02-03 Rca Corporation Universal interface circuit for microprocessor peripherals
JPH0248936B2 (ja) * 1984-10-02 1990-10-26 Fujitsu Ltd Handotaishusekikairosochi
JPH067380B2 (ja) * 1985-08-30 1994-01-26 株式会社日立製作所 マルチプロセッサシステム

Also Published As

Publication number Publication date
EP0333319B1 (de) 1997-05-21
EP0333318A3 (de) 1990-08-01
JPH0214349A (ja) 1990-01-18
EP0333318A2 (de) 1989-09-20
US4967346A (en) 1990-10-30
ATE153458T1 (de) 1997-06-15
EP0333319A2 (de) 1989-09-20
EP0333319A3 (de) 1993-01-07

Similar Documents

Publication Publication Date Title
DE68928052D1 (de) Sammelleitungsverträgliche programmierbare Folgesteuerung
SE7902671L (sv) Mikroprogramstyranordning
JPS5714954A (en) Program debugging device of computer
JPS5578350A (en) Debug unit
JPS5423343A (en) Microprogram controller
HANDLE Breakpoint programs for the KIM-1
DE3688506D1 (de) Datenverarbeitungsanlage.
SMITH Compiling and running test requirements written in ATAL
LEE CELFE: Coupled Eulerian-Lagrangian Finite Element program for high velocity impact. Part 2: Program user's manual[Final Report, Jun. 1975- Sep. 1977]
GAUDINO Analysis and design of interactive debugging for the ADA programming support environment[M. S. Thesis]
McLean Using trace specifications for program semantics and verification.
Carden Professional debug facility and advanced fullscreen debug.
JPS55115146A (en) Program trace unit
WRAY Manned systems utilization analysis(study 2. 1). Volume 4: Program manual and users guide for the LOVES computer code[Final Report]
BARRETT Computer Software Program Plan(CSPP)
Lewington A Debugging Environment for Cpl
FLYNN Directly executed languages[Final Report, 25 Sep. 1978- 24 Sep. 1981]
AU-YEUNG et al. Solver: an analytic function root solving and plotting package
JPS5680753A (en) Microprogram debugging system
SMITH et al. Microprogrammed bench marks for the signal processing arithmetic unit of the AN/UYK-17 XB-1 V signal processing element[Interim Report]
STARKWEATHER Guide to 8080 PILOT, version 1. 1[Final Report]
CHEGOLIN et al. Information analysis of technical means and organizing programs in control systems
MALONY Concurrency efficiency user's manual(Report, 1 Oct. 1986- 30 Sep. 1987)
STOCKS The PASCAL-11 programming system[Ph. D. Thesis]
JPS5624656A (en) Debug verifying device

Legal Events

Date Code Title Description
8332 No legal effect for de