DE602004029870D1 - Datenverarbeitungssystem mit einem für die verarbeitung von datenflussanwendungen optimierten cache - Google Patents

Datenverarbeitungssystem mit einem für die verarbeitung von datenflussanwendungen optimierten cache

Info

Publication number
DE602004029870D1
DE602004029870D1 DE602004029870T DE602004029870T DE602004029870D1 DE 602004029870 D1 DE602004029870 D1 DE 602004029870D1 DE 602004029870 T DE602004029870 T DE 602004029870T DE 602004029870 T DE602004029870 T DE 602004029870T DE 602004029870 D1 DE602004029870 D1 DE 602004029870D1
Authority
DE
Germany
Prior art keywords
cache
stream
data
processing system
processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE602004029870T
Other languages
English (en)
Inventor
Eijndhoven Josephus T Van
Martijn J Rutten
Evert-Jan D Pol
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP BV
Original Assignee
NXP BV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NXP BV filed Critical NXP BV
Publication of DE602004029870D1 publication Critical patent/DE602004029870D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/084—Multiuser, multiprocessor or multiprocessing cache systems with a shared cache

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Multi Processors (AREA)
DE602004029870T 2003-03-06 2004-02-25 Datenverarbeitungssystem mit einem für die verarbeitung von datenflussanwendungen optimierten cache Expired - Lifetime DE602004029870D1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP03100555 2003-03-06
PCT/IB2004/050150 WO2004079488A2 (en) 2003-03-06 2004-02-25 Data processing system with cache optimised for processing dataflow applications

Publications (1)

Publication Number Publication Date
DE602004029870D1 true DE602004029870D1 (de) 2010-12-16

Family

ID=32946918

Family Applications (1)

Application Number Title Priority Date Filing Date
DE602004029870T Expired - Lifetime DE602004029870D1 (de) 2003-03-06 2004-02-25 Datenverarbeitungssystem mit einem für die verarbeitung von datenflussanwendungen optimierten cache

Country Status (8)

Country Link
US (1) US20070168615A1 (de)
EP (1) EP1604286B1 (de)
JP (1) JP2006520044A (de)
KR (1) KR20050116811A (de)
CN (1) CN100547567C (de)
AT (1) ATE487182T1 (de)
DE (1) DE602004029870D1 (de)
WO (1) WO2004079488A2 (de)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5525460A (en) 1992-03-19 1996-06-11 Fuji Photo Film Co., Ltd. Silver halide photographic emulsion and light-sensitive material using the same
US7111124B2 (en) * 2002-03-12 2006-09-19 Intel Corporation Set partitioning for cache memories
US7523319B2 (en) * 2005-11-16 2009-04-21 Lenovo (Singapore) Pte. Ltd. System and method for tracking changed LBAs on disk drive
US8130841B2 (en) * 2005-12-29 2012-03-06 Harris Corporation Method and apparatus for compression of a video signal
US7876328B2 (en) * 2007-02-08 2011-01-25 Via Technologies, Inc. Managing multiple contexts in a decentralized graphics processing unit
US9076239B2 (en) * 2009-04-30 2015-07-07 Stmicroelectronics S.R.L. Method and systems for thumbnail generation, and corresponding computer program product
JP5800347B2 (ja) * 2010-03-31 2015-10-28 日本電気株式会社 情報処理装置及びデータアクセス方法
FR2958765B1 (fr) * 2010-04-09 2012-04-13 Commissariat Energie Atomique Memoire cache segmentee.
CN103729315B (zh) 2012-10-15 2016-12-21 华为技术有限公司 一种地址压缩、解压缩的方法、压缩器和解压缩器
US10073786B2 (en) 2015-05-28 2018-09-11 Micron Technology, Inc. Apparatuses and methods for compute enabled cache
KR101967857B1 (ko) * 2017-09-12 2019-08-19 전자부품연구원 다중 캐시 메모리를 구비한 지능형 반도체 장치 및 지능형 반도체 장치에서의 메모리 접근 방법

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62144257A (ja) * 1985-12-19 1987-06-27 Mitsubishi Electric Corp キヤツシユメモリ
JPS6466761A (en) * 1987-09-08 1989-03-13 Fujitsu Ltd Disk cache control system
JPS6466760A (en) * 1987-09-08 1989-03-13 Fujitsu Ltd Disk cache control system
JP2846697B2 (ja) * 1990-02-13 1999-01-13 三洋電機株式会社 キャッシュメモリ制御装置
JPH04100158A (ja) * 1990-08-18 1992-04-02 Pfu Ltd キャッシュ制御方式
JPH0571948U (ja) * 1992-03-04 1993-09-28 横河電機株式会社 キャッシュ制御装置
JPH06160828A (ja) * 1992-11-26 1994-06-07 Sharp Corp 平板の貼合せ方法
US5511212A (en) * 1993-06-10 1996-04-23 Rockoff; Todd E. Multi-clock SIMD computer and instruction-cache-enhancement thereof
EP0856798B1 (de) * 1997-01-30 2004-09-29 STMicroelectronics Limited Cachespeichersystem
TW501011B (en) * 1998-05-08 2002-09-01 Koninkl Philips Electronics Nv Data processing circuit with cache memory
US6389513B1 (en) * 1998-05-13 2002-05-14 International Business Machines Corporation Disk block cache management for a distributed shared memory computer system
JP2000339220A (ja) * 1999-05-27 2000-12-08 Nippon Telegr & Teleph Corp <Ntt> キャッシュブロック予約方法およびキャッシュブロック予約機能付きコンピュータシステム
US6360299B1 (en) * 1999-06-30 2002-03-19 International Business Machines Corporation Extended cache state with prefetched stream ID information
JP2001282617A (ja) * 2000-03-27 2001-10-12 Internatl Business Mach Corp <Ibm> 共有されたキャッシュを動的に区分するための方法及びシステム
US6567900B1 (en) * 2000-08-31 2003-05-20 Hewlett-Packard Development Company, L.P. Efficient address interleaving with simultaneous multiple locality options
US6487643B1 (en) * 2000-09-29 2002-11-26 Intel Corporation Method and apparatus for preventing starvation in a multi-node architecture
US6754776B2 (en) * 2001-05-17 2004-06-22 Fujitsu Limited Method and system for logical partitioning of cache memory structures in a partitoned computer system
US6965982B2 (en) * 2001-06-29 2005-11-15 International Business Machines Corporation Multithreaded processor efficiency by pre-fetching instructions for a scheduled thread
US6883084B1 (en) * 2001-07-25 2005-04-19 University Of New Mexico Reconfigurable data path processor
US6820170B1 (en) * 2002-06-24 2004-11-16 Applied Micro Circuits Corporation Context based cache indexing

Also Published As

Publication number Publication date
EP1604286B1 (de) 2010-11-03
KR20050116811A (ko) 2005-12-13
CN1757017A (zh) 2006-04-05
CN100547567C (zh) 2009-10-07
US20070168615A1 (en) 2007-07-19
JP2006520044A (ja) 2006-08-31
WO2004079488A3 (en) 2005-07-28
WO2004079488A2 (en) 2004-09-16
ATE487182T1 (de) 2010-11-15
EP1604286A2 (de) 2005-12-14

Similar Documents

Publication Publication Date Title
CN112465129B (zh) 片内异构人工智能处理器
ATE487182T1 (de) Datenverarbeitungssystem mit einem für die verarbeitung von datenflussanwendungen optimierten cache
CN1188794C (zh) 到一个共享的协处理器资源的多个逻辑接口
US6804757B2 (en) Method and apparatus for scheduling requests using ordered stages of scheduling criteria
CN112463709A (zh) 可配置的异构人工智能处理器
CN1316074A (zh) 中断/软件控制的线程处理
TW201816595A (zh) 處理器及控制工作流的方法
US20030074504A1 (en) Method and apparatus for scheduling requests to a resource using a configurable threshold
CN1716210A (zh) 半导体器件
WO2005103887A3 (en) Methods and apparatus for address map optimization on a multi-scalar extension
CN103226463A (zh) 用于使用预解码数据调度指令的方法和装置
CN101160562A (zh) 用于异质多管线处理器中的功率减小的方法和设备
ATE454014T1 (de) Bilddatenstruktur für direkten speicherzugriff
US10884756B2 (en) System and method for variable lane architecture
CN103064748A (zh) 一种Linux下处理多进程间通讯的方法
KR20220038497A (ko) 기계-학습 워크로드들에 대한 작업 스케줄링
US20120166682A1 (en) Memory mapping apparatus and multiprocessor system on chip platform including the same
CN116048745A (zh) 多模块gpu的分时调度方法、***、电子设备及存储介质
CN104040506A (zh) 均衡使用共享的存储器***的多个请求器的带宽
TWI694412B (zh) 在多核心影像處理器上之應用程式軟體之組態
CN105320240B (zh) 电源管理***、功率控制方法
CN104156316B (zh) 一种Hadoop集群批处理作业的方法及***
US20090144523A1 (en) Multiple-simd processor for processing multimedia data and arithmetic method using the same
US8230431B2 (en) Guaranteed core access in a multiple core processing system
CN105718993B (zh) 细胞阵列计算***以及其中的通信方法