DE3789199D1 - TTL/CMOS-kompatible Eingangspufferschaltung. - Google Patents
TTL/CMOS-kompatible Eingangspufferschaltung.Info
- Publication number
- DE3789199D1 DE3789199D1 DE87309753T DE3789199T DE3789199D1 DE 3789199 D1 DE3789199 D1 DE 3789199D1 DE 87309753 T DE87309753 T DE 87309753T DE 3789199 T DE3789199 T DE 3789199T DE 3789199 D1 DE3789199 D1 DE 3789199D1
- Authority
- DE
- Germany
- Prior art keywords
- ttl
- buffer circuit
- input buffer
- cmos compatible
- compatible input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
- H03K3/3565—Bistables with hysteresis, e.g. Schmitt trigger
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/003—Modifications for increasing the reliability for protection
- H03K19/00346—Modifications for eliminating interference or parasitic voltages or currents
- H03K19/00361—Modifications for eliminating interference or parasitic voltages or currents in field effect transistor circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
- H03K19/018507—Interface arrangements
- H03K19/018521—Interface arrangements of complementary type, e.g. CMOS
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US06/927,289 US4783607A (en) | 1986-11-05 | 1986-11-05 | TTL/CMOS compatible input buffer with Schmitt trigger |
Publications (2)
Publication Number | Publication Date |
---|---|
DE3789199D1 true DE3789199D1 (de) | 1994-04-07 |
DE3789199T2 DE3789199T2 (de) | 1994-06-01 |
Family
ID=25454525
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE3789199T Expired - Fee Related DE3789199T2 (de) | 1986-11-05 | 1987-11-04 | TTL/CMOS-kompatible Eingangspufferschaltung. |
Country Status (4)
Country | Link |
---|---|
US (2) | US4783607A (de) |
EP (1) | EP0267017B1 (de) |
JP (1) | JP2555379B2 (de) |
DE (1) | DE3789199T2 (de) |
Families Citing this family (43)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4841175A (en) * | 1987-01-23 | 1989-06-20 | Siemens Aktiengesellschaft | ECL-compatible input/output circuits in CMOS technology |
US4763021A (en) * | 1987-07-06 | 1988-08-09 | Unisys Corporation | CMOS input buffer receiver circuit with ultra stable switchpoint |
KR900001817B1 (ko) * | 1987-08-01 | 1990-03-24 | 삼성전자 주식회사 | 저항 수단을 이용한 씨 모스 티티엘 인푸트 버퍼 |
US5280200A (en) * | 1989-04-10 | 1994-01-18 | Tarng Min M | Pipelined buffer for analog signal and power supply |
US4999529A (en) * | 1989-06-30 | 1991-03-12 | At&T Bell Laboratories | Programmable logic level input buffer |
US5008570A (en) * | 1990-03-30 | 1991-04-16 | The United States Of America As Represented By The Secretary Of The Air Force | Schmitt-triggered TTL to CML input buffer apparatus |
US5322812A (en) * | 1991-03-20 | 1994-06-21 | Crosspoint Solutions, Inc. | Improved method of fabricating antifuses in an integrated circuit device and resulting structure |
US5444405A (en) * | 1992-03-02 | 1995-08-22 | Seiko Epson Corporation | Clock generator with programmable non-overlapping clock edge capability |
US5410189A (en) * | 1993-09-27 | 1995-04-25 | Xilinx, Inc. | Input buffer having an accelerated signal transition |
KR0126254B1 (ko) * | 1993-10-06 | 1998-04-10 | 김광호 | 반도체 메모리 장치의 데이터 입력 버퍼 |
US5436588A (en) * | 1993-12-17 | 1995-07-25 | National Semiconductor Corp. | Click/pop free bias circuit |
US5469111A (en) * | 1994-08-24 | 1995-11-21 | National Semiconductor Corporation | Circuit for generating a process variation insensitive reference bias current |
US5510729A (en) * | 1995-03-27 | 1996-04-23 | General Datacomm, Inc. | Output characteristics stabilization of CMOS devices |
US5970255A (en) | 1995-10-16 | 1999-10-19 | Altera Corporation | System for coupling programmable logic device to external circuitry which selects a logic standard and uses buffers to modify output and input signals accordingly |
JP3612634B2 (ja) * | 1996-07-09 | 2005-01-19 | 富士通株式会社 | 高速クロック信号に対応した入力バッファ回路、集積回路装置、半導体記憶装置、及び集積回路システム |
US5877632A (en) * | 1997-04-11 | 1999-03-02 | Xilinx, Inc. | FPGA with a plurality of I/O voltage levels |
KR100263667B1 (ko) * | 1997-12-30 | 2000-08-01 | 김영환 | 슈미트 트리거 회로 |
US6433579B1 (en) | 1998-07-02 | 2002-08-13 | Altera Corporation | Programmable logic integrated circuit devices with differential signaling capabilities |
US6346827B1 (en) | 1998-09-09 | 2002-02-12 | Altera Corporation | Programmable logic device input/output circuit configurable as reference voltage input circuit |
US6133772A (en) * | 1998-12-14 | 2000-10-17 | Ati International Srl | Differential input receiver and method for reducing noise |
US6472903B1 (en) | 1999-01-08 | 2002-10-29 | Altera Corporation | Programmable logic device input/output architecture with power bus segmentation for multiple I/O standards |
US6271679B1 (en) | 1999-03-24 | 2001-08-07 | Altera Corporation | I/O cell configuration for multiple I/O standards |
US6836151B1 (en) | 1999-03-24 | 2004-12-28 | Altera Corporation | I/O cell configuration for multiple I/O standards |
US6246258B1 (en) | 1999-06-21 | 2001-06-12 | Xilinx, Inc. | Realizing analog-to-digital converter on a digital programmable integrated circuit |
US6476638B1 (en) * | 2001-06-07 | 2002-11-05 | Xilinx, Inc. | Input driver circuit with adjustable trip point for multiple input voltage standards |
JP3680122B2 (ja) * | 2001-08-10 | 2005-08-10 | シャープ株式会社 | 基準電圧発生回路 |
US6911860B1 (en) | 2001-11-09 | 2005-06-28 | Altera Corporation | On/off reference voltage switch for multiple I/O standards |
US6940302B1 (en) * | 2003-01-07 | 2005-09-06 | Altera Corporation | Integrated circuit output driver circuitry with programmable preemphasis |
US6831480B1 (en) | 2003-01-07 | 2004-12-14 | Altera Corporation | Programmable logic device multispeed I/O circuitry |
US7307446B1 (en) | 2003-01-07 | 2007-12-11 | Altera Corporation | Integrated circuit output driver circuitry with programmable preemphasis |
US7023238B1 (en) | 2004-01-07 | 2006-04-04 | Altera Corporation | Input buffer with selectable threshold and hysteresis option |
US7053687B1 (en) | 2004-02-05 | 2006-05-30 | Xilinx, Inc. | Binary hysteresis comparator circuits and methods |
US6958679B1 (en) | 2004-02-05 | 2005-10-25 | Xilinx, Inc. | Binary hysteresis equal comparator circuits and methods |
US6965251B1 (en) | 2004-02-18 | 2005-11-15 | Altera Corporation | Input buffer with hysteresis option |
US7598779B1 (en) | 2004-10-08 | 2009-10-06 | Altera Corporation | Dual-mode LVDS/CML transmitter methods and apparatus |
US7365570B2 (en) * | 2005-05-25 | 2008-04-29 | Micron Technology, Inc. | Pseudo-differential output driver with high immunity to noise and jitter |
US7265587B1 (en) | 2005-07-26 | 2007-09-04 | Altera Corporation | LVDS output buffer pre-emphasis methods and apparatus |
US20070103210A1 (en) * | 2005-11-07 | 2007-05-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Power-on reset circuit for an integrated circuit |
US7953162B2 (en) * | 2006-11-17 | 2011-05-31 | Intersil Americas Inc. | Use of differential pair as single-ended data paths to transport low speed data |
US7868658B1 (en) | 2008-01-11 | 2011-01-11 | Marvell International Ltd. | Level shifter circuits and methods for maintaining duty cycle |
US7733118B2 (en) * | 2008-03-06 | 2010-06-08 | Micron Technology, Inc. | Devices and methods for driving a signal off an integrated circuit |
CN104393868A (zh) * | 2014-12-22 | 2015-03-04 | 厦门福齐电子科技有限公司 | 一种输入接口集成电路及其输入接口电路 |
TWI767773B (zh) * | 2021-06-30 | 2022-06-11 | 緯穎科技服務股份有限公司 | 入侵偵測裝置及其方法 |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4032795A (en) * | 1976-04-14 | 1977-06-28 | Solitron Devices, Inc. | Input buffer |
DE2708021C3 (de) * | 1977-02-24 | 1984-04-19 | Eurosil GmbH, 8000 München | Schaltungsanordnung in integrierter CMOS-Technik zur Regelung der Speisespannung für eine Last |
US4258272A (en) * | 1979-03-19 | 1981-03-24 | National Semiconductor Corporation | TTL to CMOS input buffer circuit |
US4438352A (en) * | 1980-06-02 | 1984-03-20 | Xerox Corporation | TTL Compatible CMOS input buffer |
US4430582A (en) * | 1981-11-16 | 1984-02-07 | National Semiconductor Corporation | Fast CMOS buffer for TTL input levels |
US4471242A (en) * | 1981-12-21 | 1984-09-11 | Motorola, Inc. | TTL to CMOS Input buffer |
US4475050A (en) * | 1981-12-21 | 1984-10-02 | Motorola, Inc. | TTL To CMOS input buffer |
US4490633A (en) * | 1981-12-28 | 1984-12-25 | Motorola, Inc. | TTL to CMOS input buffer |
US4469959A (en) * | 1982-03-15 | 1984-09-04 | Motorola, Inc. | Input buffer |
US4472647A (en) * | 1982-08-20 | 1984-09-18 | Motorola, Inc. | Circuit for interfacing with both TTL and CMOS voltage levels |
US4501978A (en) * | 1982-11-24 | 1985-02-26 | Rca Corporation | Level shift interface circuit |
DE3323446A1 (de) * | 1983-06-29 | 1985-01-10 | Siemens AG, 1000 Berlin und 8000 München | Eingangssignalpegelwandler fuer eine mos-digitalschaltung |
US4563595A (en) * | 1983-10-27 | 1986-01-07 | National Semiconductor Corporation | CMOS Schmitt trigger circuit for TTL logic levels |
US4504747A (en) * | 1983-11-10 | 1985-03-12 | Motorola, Inc. | Input buffer circuit for receiving multiple level input voltages |
US4612461A (en) * | 1984-02-09 | 1986-09-16 | Motorola, Inc. | High speed input buffer having substrate biasing to increase the transistor threshold voltage for level shifting |
US4687954A (en) * | 1984-03-06 | 1987-08-18 | Kabushiki Kaisha Toshiba | CMOS hysteresis circuit with enable switch or natural transistor |
US4584492A (en) * | 1984-08-06 | 1986-04-22 | Intel Corporation | Temperature and process stable MOS input buffer |
DD227843A1 (de) * | 1984-10-10 | 1985-09-25 | Mikroelektronik Zt Forsch Tech | Cmos-eingangspegelwandler |
US4820937A (en) * | 1985-09-19 | 1989-04-11 | Xilinx, Incorporated | TTL/CMOS compatible input buffer |
-
1986
- 1986-11-05 US US06/927,289 patent/US4783607A/en not_active Ceased
-
1987
- 1987-11-04 DE DE3789199T patent/DE3789199T2/de not_active Expired - Fee Related
- 1987-11-04 EP EP87309753A patent/EP0267017B1/de not_active Expired - Lifetime
- 1987-11-05 JP JP62278427A patent/JP2555379B2/ja not_active Expired - Lifetime
-
1990
- 1990-11-08 US US07/610,603 patent/USRE34808E/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPS63187816A (ja) | 1988-08-03 |
JP2555379B2 (ja) | 1996-11-20 |
USRE34808E (en) | 1994-12-20 |
EP0267017A1 (de) | 1988-05-11 |
US4783607A (en) | 1988-11-08 |
EP0267017B1 (de) | 1994-03-02 |
DE3789199T2 (de) | 1994-06-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3789199D1 (de) | TTL/CMOS-kompatible Eingangspufferschaltung. | |
DE3879911D1 (de) | Cmos-eingangspufferempfaengerkreis. | |
DE3673342D1 (de) | Ttl/cmos-eingangspuffer. | |
DE3685804D1 (de) | Ttl/cmos-kompatible eingangspufferschaltung. | |
DE3875870D1 (de) | Cmos/ecl konverter-ausgangspufferschaltung. | |
DE3865152D1 (de) | Cmos-ausgangstreiberschaltung. | |
DE3769564D1 (de) | Logische schaltung. | |
DE3773563D1 (de) | Dynamisch rekonfigurierbare feldlogik. | |
DE68912277D1 (de) | Ausgangspufferschaltung. | |
DE3583537D1 (de) | Cmos-eingabe-/ausgabeschaltung. | |
DE3783640D1 (de) | Ausgangstreiberschaltung. | |
DE3783286D1 (de) | Eingabeschnittstelle. | |
DE3779784D1 (de) | Logische schaltung. | |
DE3888703D1 (de) | ECL-kompatible Eingangs-/Ausgangsschaltungen in CMOS-Technik. | |
DE3787945D1 (de) | Chip-Ausgangsschnittstellenschaltung. | |
DE3889612D1 (de) | Dateneingangs-/-ausgangsschaltung. | |
DE69019665D1 (de) | CMOS-Treiberschaltung. | |
DE3784285D1 (de) | Integrierte komplementaere mos-schaltung. | |
DE3685356D1 (de) | Tri-state-pufferschaltung. | |
DE3785833D1 (de) | Logikschaltung. | |
DE3883160D1 (de) | Eingangs-/ausgangs-puffer fuer eine integrierte schaltung. | |
DE3483130D1 (de) | Cmos-uebertragungsschaltung. | |
DE3781919D1 (de) | Eingangsschaltung. | |
NL191426C (nl) | CMOS ingangsbuffertrap. | |
DE68923573D1 (de) | Eingangsschaltungen. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |