DE3584113D1 - Verfahren zum herstellen selbstjustierter bereiche in einem substrat. - Google Patents
Verfahren zum herstellen selbstjustierter bereiche in einem substrat.Info
- Publication number
- DE3584113D1 DE3584113D1 DE8585107216T DE3584113T DE3584113D1 DE 3584113 D1 DE3584113 D1 DE 3584113D1 DE 8585107216 T DE8585107216 T DE 8585107216T DE 3584113 T DE3584113 T DE 3584113T DE 3584113 D1 DE3584113 D1 DE 3584113D1
- Authority
- DE
- Germany
- Prior art keywords
- substrate
- producing self
- adjusted areas
- areas
- adjusted
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000004519 manufacturing process Methods 0.000 title 1
- 239000000758 substrate Substances 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823892—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the wells or tubs, e.g. twin tubs, high energy well implants, buried implanted layers for lateral isolation [BILLI]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
- H01L27/0928—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors comprising both N- and P- wells in the substrate, e.g. twin-tub
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US06/620,835 US4599789A (en) | 1984-06-15 | 1984-06-15 | Process of making twin well VLSI CMOS |
US06/643,362 US4578859A (en) | 1984-08-22 | 1984-08-22 | Implant mask reversal process |
Publications (1)
Publication Number | Publication Date |
---|---|
DE3584113D1 true DE3584113D1 (de) | 1991-10-24 |
Family
ID=27088796
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE8585107216T Expired - Lifetime DE3584113D1 (de) | 1984-06-15 | 1985-06-12 | Verfahren zum herstellen selbstjustierter bereiche in einem substrat. |
Country Status (3)
Country | Link |
---|---|
EP (1) | EP0164737B1 (de) |
JP (1) | JPH0669079B2 (de) |
DE (1) | DE3584113D1 (de) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4767721A (en) * | 1986-02-10 | 1988-08-30 | Hughes Aircraft Company | Double layer photoresist process for well self-align and ion implantation masking |
FR2610141B1 (fr) * | 1987-01-26 | 1990-01-19 | Commissariat Energie Atomique | Circuit integre cmos et procede de fabrication de zones d'isolation electrique dans ce circuit |
JPS63196070A (ja) * | 1987-02-10 | 1988-08-15 | Sony Corp | Cmosの製造方法 |
IT1225614B (it) * | 1988-08-04 | 1990-11-22 | Sgs Thomson Microelectronics | Processo per la fabbricazione di dispositivi integrati cmos con lunghezze di gate ridotte e drain leggermente drogato |
JPH088307B2 (ja) * | 1988-12-20 | 1996-01-29 | 株式会社東芝 | 半導体装置の製造方法 |
US4895520A (en) * | 1989-02-02 | 1990-01-23 | Standard Microsystems Corporation | Method of fabricating a submicron silicon gate MOSFETg21 which has a self-aligned threshold implant |
JP2007251194A (ja) * | 2007-05-14 | 2007-09-27 | Toshiba Corp | 半導体装置およびその製造方法 |
CN104810253B (zh) * | 2014-01-28 | 2018-02-16 | 中芯国际集成电路制造(上海)有限公司 | 半导体器件的形成方法 |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3175081D1 (en) * | 1980-12-12 | 1986-09-11 | Toshiba Kk | Method of manufacturing a semiconductor device of the mis type |
US4411058A (en) * | 1981-08-31 | 1983-10-25 | Hughes Aircraft Company | Process for fabricating CMOS devices with self-aligned channel stops |
US4435896A (en) * | 1981-12-07 | 1984-03-13 | Bell Telephone Laboratories, Incorporated | Method for fabricating complementary field effect transistor devices |
-
1985
- 1985-06-12 EP EP19850107216 patent/EP0164737B1/de not_active Expired - Lifetime
- 1985-06-12 DE DE8585107216T patent/DE3584113D1/de not_active Expired - Lifetime
- 1985-06-15 JP JP60130674A patent/JPH0669079B2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPS6158265A (ja) | 1986-03-25 |
EP0164737B1 (de) | 1991-09-18 |
JPH0669079B2 (ja) | 1994-08-31 |
EP0164737A2 (de) | 1985-12-18 |
EP0164737A3 (en) | 1987-05-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3686453D1 (de) | Verfahren zum herstellen einer duennen halbleiterschicht. | |
DE3685970D1 (de) | Verfahren zum herstellen eines halbleiterbauelements. | |
DE3583183D1 (de) | Verfahren zur herstellung eines halbleitersubstrates. | |
DE3578614D1 (de) | Verfahren zum herstellen von chip-einfuegungsschichten. | |
DE3586732D1 (de) | Verfahren zum herstellen einer dreidimentionaler halbleiteranordung. | |
DE3686600D1 (de) | Verfahren zum herstellen einer harzumhuellten halbleiteranordnung. | |
DE3483579D1 (de) | Verfahren zum herstellen einer leiterbahn. | |
DE3584757D1 (de) | Verfahren zum herstellen einer zwei-wannen-cmos-halbleiterstruktur. | |
DE3483451D1 (de) | Verfahren zum strukturieren einer duennen schicht. | |
DE3780369D1 (de) | Verfahren zum herstellen einer halbleiterstruktur. | |
DE3583934D1 (de) | Verfahren zum herstellen einer halbleiterverbundanordnung. | |
DE3684676D1 (de) | Verfahren zum herstellen von halbleitersubstraten. | |
DE3584071D1 (de) | Verfahren zum aufrauhen einer flaeche. | |
DE3785720D1 (de) | Verfahren zum herstellen eines filmtraegers. | |
DE3586109D1 (de) | Verfahren zum herstellen einer verbindungsstruktur von einer halbleiteranordnung. | |
DE3482352D1 (de) | Verfahren zum herstellen eines dielektrischen substrats. | |
DE3581626D1 (de) | Photochemisches verfahren zum behandeln einer substratoberflaeche. | |
DE3587231D1 (de) | Verfahren zum herstellen einer dmos-halbleiteranordnung. | |
DE3579174D1 (de) | Verfahren zum herstellen einer halbleiterspeicherstruktur und halbleiterspeicherstruktur. | |
DE3671583D1 (de) | Verfahren zum herstellen eines halbleiter-speicherbauelementes. | |
DE3483258D1 (de) | Verfahren zum herstellen von polster-artikeln. | |
DE3484677D1 (de) | Verfahren zum herstellen von einem muster mit feinen zwischenraeumen. | |
DE3673437D1 (de) | Verfahren zum herstellen eines halbleiterbauelements mit einem graben. | |
DE3580192D1 (de) | Verfahren zum herstellen eines kontaktes fuer eine halbleiteranordnung. | |
DE3582627D1 (de) | Verfahren zum herstellen einer waermeschrumpfenden polypropylenfolie. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8328 | Change in the person/name/address of the agent |
Free format text: PATENTANWAELTE RUFF, WILHELM, BEIER, DAUSTER & PARTNER, 70173 STUTTGART |