DE3312648A1 - Programmierbarer lesespeicher und verfahren zum herstellen desselben - Google Patents

Programmierbarer lesespeicher und verfahren zum herstellen desselben

Info

Publication number
DE3312648A1
DE3312648A1 DE19833312648 DE3312648A DE3312648A1 DE 3312648 A1 DE3312648 A1 DE 3312648A1 DE 19833312648 DE19833312648 DE 19833312648 DE 3312648 A DE3312648 A DE 3312648A DE 3312648 A1 DE3312648 A1 DE 3312648A1
Authority
DE
Germany
Prior art keywords
buried
region
programmable read
area
areas
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
DE19833312648
Other languages
German (de)
English (en)
Inventor
Ronald Lee 95030 Los Gatos Calif. Cline
George William 09005 Ben Lomond Calif. Conner
Raymond George 65136 San José Calif. Donald
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Philips Gloeilampenfabrieken NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Gloeilampenfabrieken NV filed Critical Philips Gloeilampenfabrieken NV
Publication of DE3312648A1 publication Critical patent/DE3312648A1/de
Ceased legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/033Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/74Making of localized buried regions, e.g. buried collector layers, internal connections substrate contacts
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • H01L21/76205Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO in a region being recessed from the surface, e.g. in a recess, groove, tub or trench region
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B20/00Read-only memory [ROM] devices
    • H10B20/20Programmable ROM [PROM] devices comprising field-effect components
    • H10B20/25One-time programmable ROM [OTPROM] devices, e.g. using electrically-fusible links

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Inorganic Chemistry (AREA)
  • Chemical & Material Sciences (AREA)
  • Semiconductor Memories (AREA)
  • Read Only Memory (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
DE19833312648 1982-04-12 1983-04-08 Programmierbarer lesespeicher und verfahren zum herstellen desselben Ceased DE3312648A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US36749282A 1982-04-12 1982-04-12

Publications (1)

Publication Number Publication Date
DE3312648A1 true DE3312648A1 (de) 1983-10-27

Family

ID=23447392

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19833312648 Ceased DE3312648A1 (de) 1982-04-12 1983-04-08 Programmierbarer lesespeicher und verfahren zum herstellen desselben

Country Status (5)

Country Link
JP (1) JPH0618256B2 (nl)
DE (1) DE3312648A1 (nl)
FR (1) FR2525011B1 (nl)
GB (1) GB2118775B (nl)
NL (1) NL8301234A (nl)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0644609B2 (ja) * 1984-12-25 1994-06-08 日本電気株式会社 接合破壊型prom
JPS61154163A (ja) * 1984-12-27 1986-07-12 Nec Corp 接合破壊型prom
US4748489A (en) * 1985-03-22 1988-05-31 Nec Corporation Integrated circuit semiconductor device having improved isolation region
JPH0995344A (ja) * 1995-09-28 1997-04-08 Fujita Kimura チューブ内容物押出装置
JPH09301390A (ja) * 1996-05-08 1997-11-25 Kashin Rin 自動絞り出し装置
DE102004006374A1 (de) 2004-02-09 2005-08-25 Volkswagen Ag Verfahren und Vorrichtung zum Aktivieren einer elektrischen Parkbremse

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2369652A1 (fr) * 1976-10-29 1978-05-26 Radiotechnique Compelec Memoire morte programmable a transistors
EP0084465A2 (en) * 1982-01-04 1983-07-27 Fairchild Semiconductor Corporation Oxide isolation process for standard RAM/PROM and lateral PNP cell RAM

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55127061A (en) * 1979-03-26 1980-10-01 Hitachi Ltd Manufacture of semiconductor memory
JPS57194566A (en) * 1981-05-27 1982-11-30 Hitachi Ltd Semiconductor device and manufacture thereof

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2369652A1 (fr) * 1976-10-29 1978-05-26 Radiotechnique Compelec Memoire morte programmable a transistors
EP0084465A2 (en) * 1982-01-04 1983-07-27 Fairchild Semiconductor Corporation Oxide isolation process for standard RAM/PROM and lateral PNP cell RAM

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Electronics, 24. Febr. 1982, S. 184 *

Also Published As

Publication number Publication date
JPH0618256B2 (ja) 1994-03-09
GB2118775A (en) 1983-11-02
GB2118775B (en) 1985-11-06
NL8301234A (nl) 1983-11-01
FR2525011A1 (fr) 1983-10-14
FR2525011B1 (fr) 1988-11-18
JPS58186963A (ja) 1983-11-01

Similar Documents

Publication Publication Date Title
DE2745857C2 (nl)
DE4116690C2 (de) Elementisolationsaufbau einer Halbleitereinrichtung und Verfahren zur Herstellung derselben
EP0001586B1 (de) Integrierte Halbleiteranordnung mit vertikalen NPN- und PNP-Strukturen und Verfahren zur Herstellung
DE3511229A1 (de) Verfahren zur herstellung isolierter bipolartransistoren in verbindung mit cmos-halbleiterstrukturen
DE2711562A1 (de) Halbleiteranordnung und deren herstellung
EP0001574B1 (de) Halbleiteranordnung für Widerstandsstrukturen in hochintegrierten Schaltkreisen und Verfahren zur Herstellung dieser Halbleiteranordnung
DE3702810A1 (de) Monolithisch integrierte halbleitereinrichtung enthaltend bipolaruebergang-transistoren, cmos und dmos transistoren und niedrigleck-dioden und ein verfahren zu ihrer herstellung
DE2545892A1 (de) Kombiniertes verfahren zur herstellung oxyd-isolierter vertikaler bipolartransistoren und komplementaerer oxyd-isolierter lateraler bipolartransistoren
DE2203183A1 (de) Integrierte Halbleiterschaltungsanordnung
DE2032315A1 (de) Halbleiteranordnung mit emitterge koppelten inversen Transistoren
DE2716123A1 (de) Integrierte injektions-halbleiterschaltung und verfahren zu ihrer herstellung
DE2749607A1 (de) Halbleiteranordnung und verfahren zu deren herstellung
DE2420239A1 (de) Verfahren zur herstellung doppelt diffundierter lateraler transistoren
DE69324003T2 (de) Bipolar-Leistungstransistor mit hoher Kollektor-Durchbrucksspannung und Verfahren zu seiner Herstellung
DE2640981A1 (de) Verfahren zur herstellung von halbleiteranordnungen unter verwendung einer schutzschicht aus oxid
DE3001032A1 (de) Halbleiteranordnung und verfahren zu deren herstellung
DE3688172T2 (de) Methode zur Herstellung einer logischen Matrix mit Polysilizium-Emitterkontakt und dadurch hergstelltes Bauelement.
DE69131390T2 (de) Verfahren zur Herstellung einer vergrabenen Drain- oder Kollektorzone für monolythische Halbleiteranordnungen
DE3312648A1 (de) Programmierbarer lesespeicher und verfahren zum herstellen desselben
EP1415340A2 (de) Verfahren zum parallelen herstellen eines mos-transistors und eines bipolartransistors
DE3423776A1 (de) Verfahren zur herstellung einer halbleiteranordnung und nach diesem verfahren hergestellte halbleiteranordnung
DE69531127T2 (de) Halbleitervorrichtung und Verfahren zu deren Herstellung
DE69325206T2 (de) Vergrabener Lawinendiode
DE3312871C2 (de) Programmierbarer Lesespeicher und Verfahren zum Herstellen desselben
DE69932564T2 (de) Herstellungsverfahren für eine ultradünne, elektrostatische SOI-Entladungsschutzvorrichtung

Legal Events

Date Code Title Description
8110 Request for examination paragraph 44
8125 Change of the main classification

Ipc: H01L 27/112

8127 New person/name/address of the applicant

Owner name: PHILIPS ELECTRONICS N.V., EINDHOVEN, NL

8131 Rejection