CN204795326U - Medical endoscope's video acquisition treatment circuit - Google Patents
Medical endoscope's video acquisition treatment circuit Download PDFInfo
- Publication number
- CN204795326U CN204795326U CN201520470672.9U CN201520470672U CN204795326U CN 204795326 U CN204795326 U CN 204795326U CN 201520470672 U CN201520470672 U CN 201520470672U CN 204795326 U CN204795326 U CN 204795326U
- Authority
- CN
- China
- Prior art keywords
- circuit
- electric capacity
- signal
- port
- clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Endoscopes (AREA)
Abstract
The utility model relates to a medical endoscope's video acquisition treatment circuit, including video acquisition chip and image processing chip, video data after the video acquisition chip will be gathered sends to the image processing chip and handles, video acquisition chip includes: controller, driver, photoreceptor, sampler and follower, the image processing chip includes: acceptor of data, central controller, image processor, data output unit. Compared with the prior art, the utility model discloses a set up video acquisition chip and image processing chip simultaneously, handle the image of the collection of endoscope, make image output more clear.
Description
Technical field
The utility model relates to a kind of video capture circuit, particularly a kind of video acquisition treatment circuit for medical endoscope.
Background technology
Endoscope is a kind of conventional medicine equipment, is become by flexible part, light source and an arrangement of mirrors head group.Through the natural hole of human body, or the minimal incision * that underwent operative is done enters in human body, during use, endoscope is imported the organ of preliminary examination, directly can spy on the change of relevant portion.
Wherein, the quality of picture quality directly affects the result of use of endoscope.Existing general use fujinon electronic video endoscope is observed.Electronic imaging element-CCD (charge coupled device) that common fujinon electronic video endoscope adopts size minimum, object in the chamber that will observe is imaged onto on CCD by small objective lens optical system, then as fibre bundle, the picture signal received is delivered on image processing system by leading, image after last output processing on a monitor, observes and diagnosis for doctor.But still there is the defect that power consumption is too high, image quality is clear not in existing CCD chip.
Meanwhile, existing general use fujinon electronic video endoscope is observed, and the treatment system image after observation being sent to outside connection carries out image procossing.But, during owing to carrying out IMAQ in human body, can due to a variety of causes of inside of human body, and cause occurring noise jamming, brightness cannot regulate or cause due to the color of light image to occur aberration automatically, so cause in the image procossing in later stage, being difficult to the image of rediscover, making doctor be difficult to identification when observing.
Utility model content
The utility model is to overcome the shortcoming of prior art with not enough, provides the video acquisition treatment circuit of medical endoscope of a kind of high definition, low-power consumption, low-light (level).
The utility model is achieved through the following technical solutions: a kind of video acquisition treatment circuit of medical endoscope, comprises video capture processor and picture processing chip, and the video data after collection is sent to picture processing chip and processes by described video capture processor;
Described video capture processor inside comprises: controller, driver, photoreceptor, sampler and follower;
---described controller, it sends triggering signal to driver for receiving outside triggering signal;
---described driver, it for receiving the triggering signal of controller, and drives photoreceptor work;
---described photoreceptor, this light signal for receiving extraneous light signal, and is converted to the signal of telecommunication by it;
---described sampler, the signal of telecommunication processed for carrying out sampling process to the signal of telecommunication of photoreceptor, and is sent to follower by it;
---described follower, it is for being converted to digital signal by this signal of telecommunication, line output of going forward side by side picture processing chip;
Described picture processing chip comprises: data sink, master controller, image processor, data logger;
---described data sink, it is for receiving outside view data;
---described master controller, it is for receiving outside triggering signal, and the operating state of the described data sink of corresponding control, image processor and data logger;
---described image processor, it is for processing image; Described image processor comprises a white balance permanent circuit, and it, for according to the parameter preset, carries out the fixed adjustment of white balance;
---described data logger, it is for exporting the view data after process.
Compared to prior art, the utility model by being divided into multiple functional module in video capture processor, and difference also by each functional module independence co-ordination, can realize low-power consumption, low-light (level), and can be the picture high definition more exported.
Further by being divided into multiple functional module in picture processing chip, difference also by each functional module independence co-ordination, can realize low-power consumption, low-light (level), and can be the picture high definition more exported.Meanwhile, a white balance permanent circuit being set in this image processor further, for being fixed by this white balance parameter, without the need to operationally carrying out the adjustment of white balance, thus preventing the phenomenon of aberration interference.
Further, described video capture processor also comprises a frequency multiplier, and its frequency for the triggering signal inputted outside carries out doubling process, then is sent to controller;
Described picture processing chip also comprises a frequency multiplier, and its frequency for the triggering signal inputted outside carries out doubling process, then is sent to master controller.
Further, the image processor in described picture processing chip also comprises an exposure gain circuit, for increasing exposure gain size.
Further, described image processor also comprises an optical detection circuit and flash detection circuit, its brightness for detection image and flashing state, and result of detection is sent to exposure gain circuit.
Further, described video capture processor outside is provided with: for receive supply power voltage power port, for outputting video signal video signal port, for export row field signal row field signal port, for receiving reference voltage electricity reference signal port and frequently for receiving the clock signal port of external timing signal;
Described picture processing chip outside is provided with: for receive supply power voltage power port, for receive picture signal receiver port, for outputting video signal video signal port, for export row field signal row field signal port, for receive external timing signal clock signal port, store the data receiver port and of data for receiving the PORT COM of external communication order for receiving.
Further, the power port of described video capture processor is circumscribed with one for the filter circuit of voltage stabilizing; Described filter circuit comprises an inductance and at least one electric capacity; Described inductance one end is connected with external power source, and the other end is connected with each electric capacity respectively, the other end of described each electric capacity and ground connection; Power port is accessed in one end that described inductance is connected with electric capacity;
The power port of described picture processing chip is circumscribed with one for the filter circuit of voltage stabilizing; Described filter circuit comprises an inductance and at least one electric capacity; Described inductance one end is connected with external power source, and the other end is connected with each electric capacity respectively, the other end of described each electric capacity and ground connection; Power port is accessed in one end that described inductance is connected with electric capacity.
Further, the row field signal port of described video capture processor is circumscribed with one for providing the resistance of signal strength signal intensity.
Further, the reference signal port of described video capture processor is circumscribed with the electric capacity as voltage electricity frequency reference data.
Further, the external clock circuit of clock signal port of described video capture processor, it comprises a clock and to shake chip; The shake power end of chip of described clock is connected with power supply by a filter circuit, and the shake output of chip of this clock is connected with described clock signal port by a debug circuit; Described filter circuit comprises and being made up of an inductance and capacitances in series, and one end of described inductance is connected with power supply, and the other end is connected with electric capacity, and the other end ground connection of this electric capacity; Described clock shake chip power end with to be connected and between inductance and electric capacity; Described debug circuit is made up of resistance and electric capacity; One end of the resistance of this debug circuit is connected with the output of Zhong Zhen, and the other end is connected with electric capacity, and the other end ground connection of this electric capacity; Described clock signal port is connected between this resistance and electric capacity;
The external clock circuit of described picture processing chip clock signal port, it comprises a clock and to shake chip; The shake power end of chip of described clock is connected with power supply by a filter circuit, and the shake output of chip of this clock is connected with described clock signal port by a debug circuit; Described filter circuit comprises and being made up of an inductance and capacitances in series, and one end of described inductance is connected with power supply, and the other end is connected with electric capacity, and the other end ground connection of this electric capacity; Described clock shake chip power end with to be connected and between inductance and electric capacity; Described debug circuit is made up of resistance and electric capacity; One end of the resistance of this debug circuit is connected with the output of Zhong Zhen, and the other end is connected with electric capacity, and the other end ground connection of this electric capacity; Described clock signal port is connected between this resistance and electric capacity.
Further, described picture processing chip also comprises communication command port, and it is circumscribed with a mode of operation configuration circuit; Described configuration circuit is made up of two resistant series, and described communication command port is connected between two resistance.
In order to understand better and implement, describe the utility model in detail below in conjunction with accompanying drawing.
Accompanying drawing explanation
Fig. 1 is video capture processor of the present utility model and picture processing chip connection diagram.
Fig. 2 is the internal module connection diagram of video capture processor.
Fig. 3 is the outside port connecting circuit figure of video capture processor.
Fig. 4 is the circuit diagram that the power unit of video capture processor connects.
The voltage place in circuit figure of the 2.7V of Fig. 5 video capture processor.
Fig. 6 is the voltage place in circuit figure of the 1.8V of video capture processor.
Fig. 7 is the voltage place in circuit figure of the 1.2V of video capture processor.
Fig. 8 is the partial enlarged drawing of the row field signal of video capture processor.
Fig. 9 is the partial enlarged drawing of the reference signal port of video capture processor.
Figure 10 is the circuit diagram of the clock circuit of video capture processor.
Figure 11 is the circuit diagram of the configuration circuit of video capture processor.
Figure 12 is the internal module connection diagram of picture processing chip.
Figure 13 is the circuit module schematic diagram of the image processor of picture processing chip.
Figure 14 is the voltage segment circuit diagram of picture processing chip.
Figure 15 is the outside port circuit diagram of picture processing chip.
Figure 16 is the circuit diagram of the filter circuit of the 3.3V voltage of picture processing chip.
Figure 17 is the circuit diagram of the filter circuit of the 1.8V voltage of picture processing chip.
Figure 18 is the circuit diagram of the filter circuit of the 1.2V voltage of picture processing chip.
Figure 19 is the partial enlarged drawing of the receiver port of picture processing chip.
Figure 20 is the partial enlarged drawing of the video signal port of picture processing chip.
Figure 21 is the partial enlarged drawing of the row field signal port of picture processing chip.
Figure 22 is the schematic diagram of the clock circuit of picture processing chip.
Figure 23 is the schematic diagram of the memory circuit of picture processing chip.
Figure 24 is the partial enlarged drawing of the PORT COM of picture processing chip.
Embodiment
Refer to Fig. 1, it is video capture processor of the present utility model and picture processing chip connection diagram.The utility model provides a kind of video acquisition treatment circuit of medical endoscope, comprises video capture processor 10 and picture processing chip 20, and the video data after collection is sent to picture processing chip 20 and processes by described video capture processor 10.
Refer to Fig. 2, it is the internal module connection diagram of video capture processor.Described video capture processor 10 inside comprises: controller 11, driver 12, photoreceptor 13, sampler 14, follower 15 and frequency multiplier 16;
Described controller 11, it sends triggering signal to driver for receiving outside triggering signal;
Described driver 12, it for receiving the triggering signal of controller, and drives photoreceptor work;
Described photoreceptor 13, this light signal for receiving extraneous light signal, and is converted to the signal of telecommunication by it;
Described sampler 14, the signal of telecommunication processed for carrying out sampling process to the signal of telecommunication of photoreceptor, and is sent to follower by it;
Described follower 15, it is for being converted to digital signal by this signal of telecommunication, line output of going forward side by side.
Described frequency multiplier 16, its frequency for the triggering signal inputted outside carries out doubling process, then is sent to controller.Further, conveniently in the requirement of the frequency of utilization of video capture processor, the adjustment being realized frequency by frequency multiplier is amplified.
Please refer to Fig. 3, it is the outside port circuit diagram of video capture processor.In addition in order to adapt to the application of this video capture processor, be provided with in described video capture processor outside: the power port 101 for receiver voltage, the video signal port 102 for outputting video signal, for export row field signal row field signal port one 03, for receiving reference voltage electricity reference signal port one 04 frequently, for receiving the clock signal port 105 of external timing signal and the communication command port one 06 for receiving operate outside mode command.
Please refer to Fig. 4, it is the circuit diagram of the power unit of video capture processor.Concrete, the power unit in video capture processor adopts three kinds of voltages simultaneously, is respectively 2.7V, 1.8V, and 1.2V.
Please refer to Fig. 5-7, it is respectively the circuit diagram of 2.7V, 1.8V and 1.2V of video capture processor.Concrete, the input port 101 of three kinds of voltages of video capture processor is all circumscribed with one for the filter circuit of voltage stabilizing; Described filter circuit comprises an inductance and at least one electric capacity; Described inductance one end is connected with external power source, and the other end is connected with each electric capacity respectively, the other end of described each electric capacity and ground connection; Power port is accessed in one end that described inductance is connected with electric capacity.Wherein, the voltage place in circuit of 2.7V and 1.8V comprises four electric capacity, and the voltage place in circuit of 1.2V comprises three electric capacity, to filter the interference signal of different frequency.
Refer to Fig. 8, it is the interface enlarged drawing of row field signal.Further, described row field signal port one 03 is circumscribed with one for providing the resistance of signal strength signal intensity.By this row field signal, for controlling frequency and the order of video frequency output.Such as: the display frequency of vision signal on screen and DISPLAY ORDER can be controlled, can be from every line output under upper, also can be export from left to right.
Refer to Fig. 9, it is the partial enlarged drawing of the reference signal port of video capture processor.Further, described reference signal port one 04 is circumscribed with the electric capacity as voltage electricity frequency reference data.In the present embodiment, described reference signal port has 7, the electric capacity of the external 1uF of each port.
Refer to Figure 10, it is the circuit diagram of the clock circuit of video capture processor.The external clock circuit of described clock signal port 105, it comprises a clock and to shake chip; The shake power end of chip of described clock is connected with power supply by a filter circuit, and the shake output of chip of this clock is connected with described clock signal port by a debug circuit; Described filter circuit comprises and being made up of an inductance and capacitances in series, and one end of described inductance is connected with power supply, and the other end is connected with electric capacity, and the other end ground connection of this electric capacity; Described clock shake chip power end with to be connected and between inductance and electric capacity; Described debug circuit is made up of resistance and electric capacity; One end of the resistance of this debug circuit is connected with the output of Zhong Zhen, and the other end is connected with electric capacity, and the other end ground connection of this electric capacity; Described clock signal port is connected between this resistance and electric capacity.
Refer to Figure 11, it is the circuit diagram of the configuration circuit of video capture processor.Further, described communication command port one 06, it is circumscribed with a mode of operation configuration circuit; Described configuration circuit is made up of two resistant series, and described communication command port is connected between two resistance.
Refer to Figure 12, it is the internal module connection diagram of picture processing chip.Described picture processing chip 20 comprises: data sink 21, master controller 22, image processor 23, data logger 24.
Described data sink 21, it is for receiving outside view data;
Described master controller 22, it is for receiving outside triggering signal, and the operating state of the described data sink of corresponding control, image processor and data logger;
Described image processor 23, it is for processing image.
Described data logger 24, it is for exporting the view data after process.
Further, described video capture processor also comprises a frequency multiplier 25, and its frequency for the triggering signal inputted outside carries out doubling process, then is sent to master controller 22.
Refer to Figure 13, it is the circuit module schematic diagram of the image processor of picture processing chip.Concrete, described image processor 23 comprises a Lens Shading Compensation circuit 231, optical detection circuit 232, flash detection circuit 233, exposure gain circuit 234 and white balance permanent circuit 235.
Described Lens Shading Compensation circuit 231, it compensates process for the shade produced by camera lens.
Described optical detection circuit 232 and flash detection circuit 233, its brightness for detection image and flashing state, and result of detection is sent to exposure gain circuit.
Described exposure gain circuit 234, for increasing exposure gain size.
Described white balance permanent circuit 235, it, for according to the parameter preset, carries out the fixed adjustment of white balance.
Please refer to Figure 14 and Figure 15, it is respectively voltage segment and other outside port circuit diagrams of the video capture processor of picture processing chip.In addition, in order to the application in order to adapt to this video capture processor, be provided with in described video capture processor outside further: for receive supply power voltage power port 201, for receive picture signal receiver port 202, for outputting video signal video signal port 203, for export row field signal row field signal port 204, for receive external timing signal clock signal port 205, for receive store data data receiver port 206 and one for receiving the PORT COM 207 of external communication order.
Refer to Figure 16-18, its power supply being respectively picture processing chip is the circuit diagram of 3.3V, 1.8V and 1.2V.Further, described power port 201 is circumscribed with one for the filter circuit of voltage stabilizing; Described filter circuit comprises an inductance and at least one electric capacity; Described inductance one end is connected with external power source, and the other end is connected with each electric capacity respectively, the other end of described each electric capacity and ground connection; Power port is accessed in one end that described inductance is connected with electric capacity.Concrete, the external voltage of video capture processor of the present utility model comprises: 3.3V, 1.8V and 1.2V tri-kinds.Wherein, 3.3V voltage place in circuit comprises 2 electric capacity, and 1.8V voltage place in circuit comprises 5 electric capacity, and the voltage place in circuit of 1.2V comprises 6 electric capacity, to filter the interference signal of different frequency respectively.
Refer to Figure 19, it is the partial enlarged drawing of the receiver port of picture processing chip.Described receiver port 202 comprises 8 pins, for receiving outside video signal.
Refer to Figure 20, it is the partial enlarged drawing of the video signal port of picture processing chip.Described video signal port 203 comprises the vision signal of two groups of different-formats, carries out doubleway output, plays in real time respectively to facilitate and records.
Refer to Figure 21, it is the partial enlarged drawing of the row field signal port of picture processing chip.Described row field signal port 204 is for controlling frequency and the order of video frequency output.Such as: the display frequency of vision signal on screen and DISPLAY ORDER can be controlled, can be from every line output under upper, also can be export from left to right.
Refer to Figure 22, it is the schematic diagram of the clock circuit of picture processing chip.The external clock circuit of described clock signal port 205, it comprises a clock and to shake chip; The shake power end of chip of described clock is connected with power supply by a filter circuit, and the shake output of chip of this clock is connected with described clock signal port by a debug circuit; Described filter circuit comprises and being made up of an inductance and capacitances in series, and one end of described inductance is connected with power supply, and the other end is connected with electric capacity, and the other end ground connection of this electric capacity; Described clock shake chip power end with to be connected and between inductance and electric capacity; Described debug circuit is made up of resistance and electric capacity; One end of the resistance of this debug circuit is connected with the output of Zhong Zhen, and the other end is connected with electric capacity, and the other end ground connection of this electric capacity; Described clock signal port is connected between this resistance and electric capacity.
Refer to Figure 23, it is the schematic diagram of the memory circuit of picture processing chip.Further, described data receiver port 206 is circumscribed with a memory circuitry, and it comprises a memory, is connected to the filter circuit of the voltage port of this memory, and is connected to the resistance of output port of this memory.
Refer to Figure 24, it is the partial enlarged drawing of the PORT COM of picture processing chip.Described PORT COM 207, for receiving the trigger command of external transmission, carries out work with what trigger this picture processing chip.
Below the course of work of video acquisition treatment circuit of the present utility model is described:
S11: carry out circuit access according to above-mentioned requirement by the outside port of this video capture processor and picture processing chip;
S12: when video capture processor is energized, first carries out multiplication by this frequency multiplier by input voltage frequency and regulates, to adapt to current operating frequency;
S13: described controller 11 sends triggering signal to driver 12, drives photoreceptor 13 to work by driver 12;
S14: when light is irradiated on photoreceptor 13, is converted to the signal of telecommunication by this photoreceptor 13 by light signal, and transfers to sampler 14;
S15: when sampler 14 receives the signal of telecommunication from photoreceptor 13, carries out sampling process to this signal of telecommunication, and the signal of telecommunication processed is sent to follower 15;
S16: finally by described follower 15, this signal of telecommunication is converted to digital signal, line output of going forward side by side is to picture processing chip.
S17: described data sink 21 receives outside view data;
S8: described image processor 23 pairs of images process.Specifically respectively by described Lens Shading Compensation circuit 231, the shade that camera lens produces is compensated process; By brightness and the flashing state of described optical detection circuit 232 and flash detection circuit 233 detection image, and result of detection is sent to exposure gain circuit; Then exposure gain size is increased by described exposure gain circuit 234.Last again by described white balance permanent circuit 35 according to default parameter, carry out the fixed adjustment of white balance.
S19: the view data after process exports by described data logger 24.
Compared to prior art, the utility model by being divided into multiple functional module in video capture processor, and difference also by each functional module independence co-ordination, can realize low-power consumption, low-light (level), and can be the picture high definition more exported.
Further by being divided into multiple functional module in picture processing chip, difference also by each functional module independence co-ordination, can realize low-power consumption, low-light (level), and can be the picture high definition more exported.Meanwhile, a white balance permanent circuit being set in this image processor further, for being fixed by this white balance parameter, without the need to operationally carrying out the adjustment of white balance, thus preventing the phenomenon of aberration interference.
The utility model is not limited to above-mentioned execution mode, if do not depart from spirit and scope of the present utility model to various change of the present utility model or distortion, if these are changed and distortion belongs within claim of the present utility model and equivalent technologies scope, then the utility model is also intended to comprise these changes and distortion.
Claims (10)
1. a video acquisition treatment circuit for medical endoscope, is characterized in that: comprise video capture processor and picture processing chip, and the video data after collection is sent to picture processing chip and processes by described video capture processor;
Described video capture processor inside comprises: controller, driver, photoreceptor, sampler and follower;
---described controller, it sends triggering signal to driver for receiving outside triggering signal;
---described driver, it for receiving the triggering signal of controller, and drives photoreceptor work;
---described photoreceptor, this light signal for receiving extraneous light signal, and is converted to the signal of telecommunication by it;
---described sampler, the signal of telecommunication processed for carrying out sampling process to the signal of telecommunication of photoreceptor, and is sent to follower by it;
---described follower, it is for being converted to digital signal by this signal of telecommunication, line output of going forward side by side picture processing chip;
Described picture processing chip comprises: data sink, master controller, image processor, data logger;
---described data sink, it is for receiving outside view data;
---described master controller, it is for receiving outside triggering signal, and the operating state of the described data sink of corresponding control, image processor and data logger;
---described image processor, it is for processing image; Described image processor comprises a white balance permanent circuit, and it, for according to the parameter preset, carries out the fixed adjustment of white balance;
---described data logger, it is for exporting the view data after process.
2. the video acquisition treatment circuit of medical endoscope according to claim 1, it is characterized in that: described video capture processor also comprises a frequency multiplier, its frequency for the triggering signal inputted outside carries out doubling process, then is sent to controller; Described picture processing chip also comprises a frequency multiplier, and its frequency for the triggering signal inputted outside carries out doubling process, then is sent to master controller.
3. the video acquisition treatment circuit of medical endoscope according to claim 1, is characterized in that: the image processor in described picture processing chip also comprises an exposure gain circuit, for increasing exposure gain size.
4. the video acquisition treatment circuit of medical endoscope according to claim 3, it is characterized in that: described image processor also comprises an optical detection circuit and flash detection circuit, its brightness for detection image and flashing state, and result of detection is sent to exposure gain circuit.
5. the video acquisition treatment circuit of medical endoscope according to claim 1, is characterized in that: described video capture processor outside is provided with: for receive supply power voltage power port, for outputting video signal video signal port, for export row field signal row field signal port, for receiving reference voltage electricity reference signal port and frequently for receiving the clock signal port of external timing signal;
Described picture processing chip outside is provided with: for receive supply power voltage power port, for receive picture signal receiver port, for outputting video signal video signal port, for export row field signal row field signal port, for receive external timing signal clock signal port, store the data receiver port and of data for receiving the PORT COM of external communication order for receiving.
6. the video acquisition treatment circuit of medical endoscope according to claim 5, is characterized in that: the power port of described video capture processor is circumscribed with one for the filter circuit of voltage stabilizing; Described filter circuit comprises an inductance and at least one electric capacity; Described inductance one end is connected with external power source, and the other end is connected with each electric capacity respectively, the other end of described each electric capacity and ground connection; Power port is accessed in one end that described inductance is connected with electric capacity;
The power port of described picture processing chip is circumscribed with one for the filter circuit of voltage stabilizing; Described filter circuit comprises an inductance and at least one electric capacity; Described inductance one end is connected with external power source, and the other end is connected with each electric capacity respectively, the other end of described each electric capacity and ground connection; Power port is accessed in one end that described inductance is connected with electric capacity.
7. the video acquisition treatment circuit of medical endoscope according to claim 5, is characterized in that: the row field signal port of described video capture processor is circumscribed with one for providing the resistance of signal strength signal intensity.
8. the video acquisition treatment circuit of medical endoscope according to claim 5, is characterized in that: the reference signal port of described video capture processor is circumscribed with the electric capacity as voltage electricity reference data frequently.
9. the video acquisition treatment circuit of medical endoscope according to claim 5, is characterized in that: the external clock circuit of clock signal port of described video capture processor, and it comprises a clock and to shake chip; The shake power end of chip of described clock is connected with power supply by a filter circuit, and the shake output of chip of this clock is connected with described clock signal port by a debug circuit; Described filter circuit comprises and being made up of an inductance and capacitances in series, and one end of described inductance is connected with power supply, and the other end is connected with electric capacity, and the other end ground connection of this electric capacity; Described clock shake chip power end with to be connected and between inductance and electric capacity; Described debug circuit is made up of resistance and electric capacity; One end of the resistance of this debug circuit is connected with the output of Zhong Zhen, and the other end is connected with electric capacity, and the other end ground connection of this electric capacity; Described clock signal port is connected between this resistance and electric capacity;
The external clock circuit of described picture processing chip clock signal port, it comprises a clock and to shake chip; The shake power end of chip of described clock is connected with power supply by a filter circuit, and the shake output of chip of this clock is connected with described clock signal port by a debug circuit; Described filter circuit comprises and being made up of an inductance and capacitances in series, and one end of described inductance is connected with power supply, and the other end is connected with electric capacity, and the other end ground connection of this electric capacity; Described clock shake chip power end with to be connected and between inductance and electric capacity; Described debug circuit is made up of resistance and electric capacity; One end of the resistance of this debug circuit is connected with the output of Zhong Zhen, and the other end is connected with electric capacity, and the other end ground connection of this electric capacity; Described clock signal port is connected between this resistance and electric capacity.
10. the video acquisition treatment circuit of medical endoscope according to claim 5, it is characterized in that: described picture processing chip also comprises communication command port, it is circumscribed with a mode of operation configuration circuit; Described configuration circuit is made up of two resistant series, and described communication command port is connected between two resistance.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201520470672.9U CN204795326U (en) | 2015-06-30 | 2015-06-30 | Medical endoscope's video acquisition treatment circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201520470672.9U CN204795326U (en) | 2015-06-30 | 2015-06-30 | Medical endoscope's video acquisition treatment circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN204795326U true CN204795326U (en) | 2015-11-18 |
Family
ID=54535292
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201520470672.9U Expired - Fee Related CN204795326U (en) | 2015-06-30 | 2015-06-30 | Medical endoscope's video acquisition treatment circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN204795326U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105163019A (en) * | 2015-06-30 | 2015-12-16 | 广东实联医疗器械有限公司 | Video collection processing circuit for medical endoscope |
-
2015
- 2015-06-30 CN CN201520470672.9U patent/CN204795326U/en not_active Expired - Fee Related
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105163019A (en) * | 2015-06-30 | 2015-12-16 | 广东实联医疗器械有限公司 | Video collection processing circuit for medical endoscope |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN204795326U (en) | Medical endoscope's video acquisition treatment circuit | |
| CN204971178U (en) | Medical endoscope's video acquisition , processing and reinforcing means | |
| CN105030185B (en) | The video acquisition of a kind of medical endoscope processes device | |
| CN104954653A (en) | Video acquiring, processing and enhancing circuit for medical endoscope | |
| CN204863071U (en) | Medical endoscope's video acquisition processing apparatus | |
| CN105163019A (en) | Video collection processing circuit for medical endoscope | |
| CN204863072U (en) | Medical endoscope's video acquisition processing apparatus | |
| CN205071128U (en) | A video acquisition intensifier circuit for medical endoscope | |
| CN105007400A (en) | Video collection and processing, video recording and display circuit for medical endoscope | |
| CN204859318U (en) | A video acquisition , processing and intensifier circuit for medical endoscope | |
| CN105391915A (en) | Image processing and enhancing circuit for medical endoscope | |
| CN205195806U (en) | A video acquisition treatment circuit for medical endoscope | |
| CN204887157U (en) | A image processing and intensifier circuit for medical endoscope | |
| CN105007416B (en) | A kind of video acquisition intensifier of medical endoscope | |
| CN204863069U (en) | A video acquisition circuit for medical endoscope | |
| CN108937825A (en) | A kind of multispectral light source fusion of imaging system | |
| CN204993677U (en) | Video acquisition treatment circuit of medical treatment camera system | |
| CN204795327U (en) | Medical endoscope's video acquisition reinforcing means | |
| CN105049676B (en) | A kind of image procossing for medical endoscope strengthens and video recorder circuitry | |
| CN204795433U (en) | A image processing circuit for medical endoscope | |
| CN105323468A (en) | Video acquiring and processing device for medical endoscope | |
| CN204906507U (en) | Medical endoscope's video acquisition handles, video is recorded and display circuit | |
| CN204795287U (en) | Medical endoscope's video capture device | |
| CN204887165U (en) | Medical endoscope's image enhancement circuit | |
| CN104935895A (en) | Video capturing and processing circuit for medical endoscope |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20151118 Termination date: 20180630 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |