CN204705827U - A kind of IRIG-B000 code analogue means - Google Patents

Abstract

The utility model discloses a kind of IRIG-B000 code analogue means, belong to technical field of electric power automation.This analogue means is made up of configured port, logic control chip, output port and insulating power supply, wherein: configured port receives configuration message, configuration message is carried out level conversion and sends to logic control chip after isolation; After logic control chip receives configuration message, parse configuration information, and carry out corresponding configuration, configure the coding of laggard row IRIG-B000 code; IRIG-B000 code is outwards sent by output port; Insulating power supply is that whole device is powered.Can there is the moment using random time point as running starting point, simulation leap second and/or daylight-saving time in IRIG-B000 code analogue means of the present utility model, thus meet test synchronous clock special time period, in generation moment leap second and/or the operation conditions testing requirement that the moment occurred in the daylight-saving time.

Description

A kind of IRIG-B000 code analogue means

Technical field

The utility model relates to technical field of electric power automation, is specifically related to a kind of IRIG-B000 code analogue means.

Background technology

IRIG (Inter Range Instrumentation Group) code, is called " U.S.'s target range instrument group code ".A kind of time standard that the target range commandant council of the IRIG Ma Shi U.S. formulates, is now widely used in the numerous areas such as military affairs, business, industry.IRIG code has 4 kinds of parallel binary timing code forms and 6 kinds of serial binary timing code forms, wherein the most frequently used is IRIG-B timing code form, it is with frequency transmission time information once per second, not only comprise pulse per second (PPS) information, and comprise in addition year, sky, time, minute, second, scale-of-two count second such as the absolute time information of day etc.

Application number is 20121055776.4, utility model name is called that the Chinese utility model patent of " time synchronism equipment IRIG-B code fault tolerance intelligent test system and method " discloses a kind of time synchronism equipment IRIG-B code fault tolerance intelligent test system and method, the program control of supervisor is realized by the test analysis supervisory routine run in supervisor, program control switching is carried out by Intelligent time frequency signal switcher, for the precision recognition function of test I RIG-B code, the leap second processing capacity of IRIG-B code, and its leap year processing capacity.Can when need not manual intervention, easy and effectively effective intelligent test is carried out to time synchronism equipment IRIG-B code fault tolerance and performance.

Application number is 201210055758.6, the Chinese utility model patent that utility model name is called " a kind of time synchronism equipment time reference redundant signals intelligent test system and method " discloses a kind of time synchronism equipment time reference redundant signals intelligent test system and method, system comprises GPS/ Beidou antenna receiver, the supervisor of testing results analysis management program and realize program control time and frequency standard source by communication link connection management machine, timing pulse testing apparatus, IRIG-B code testing apparatus, can when need not manual intervention, easy and effectively to time synchronism equipment outside reference redundant signals switch function and performance carry out effective intelligent test.

In the test of synchronous clock, need to carry out some and specifically test, as the operation conditions the etc. when operation conditions when operation conditions in special time period, leap second occur, daylight-saving time generation.There is no special IRIG-B000 code simulator at present, the device that can send IRIG-B000 code has synchronous clock, but synchronous clock with GPS, the Big Dipper, IRIG-B000 code for time base source, export as UTC (Coordinated Universal Time, Coordinated Universal Time(UTC)) time or local zone time, using random time point as the starting point of plant running, can not can not simulate the generation of leap second and the generation of daylight-saving time.

Utility model content

The utility model is for above-mentioned problems of the prior art, a kind of IRIG-B000 code analogue means based on MAX10 platform is provided, this device can using random time point as operation starting point, also can simulate and moment and/or generation moment daylight-saving time occur leap second, thus meet the operation conditions testing requirement that test synchronous clock feature time period, generation moment leap second and/or daylight-saving time, the moment occurred.

In order to solve the problems of the technologies described above, the technical solution adopted in the utility model is as follows:

A kind of IRIG-B000 code analogue means, is made up of configured port, logic control chip, output port and insulating power supply, wherein:

Described configured port receives configuration message, described configuration message is carried out level conversion and sends to described logic control chip after isolation;

After described logic control chip receives described configuration message, parse configuration information, and carry out corresponding configuration, configure the coding of laggard row IRIG-B000 code;

IRIG-B000 code is outwards sent by described output port;

Described insulating power supply is that whole device is powered.

Further, described logic control chip is MAX10 chip.

Further, described output port is made up of RS485 interface and multimode optical fiber interface.

Further, described MAX10 chip by clock source module, UART module, configuration statement parsing module, time tag module, IRIG-B000 code control bit module, second allocator module, RTC module, the number of seconds module in a day, the number of days module in a year, Clock dividers module, data format conversion module, IRIG-B000 coder module form.

Further, described clock source module receives constant-temperature crystal oscillator, and the clock of constant-temperature crystal oscillator is input to PLL phaselocked loop, arranges the Clock Multiplier Factor of PLL phaselocked loop, exports corresponding clock frequency.

Further, described UART module is made up of receiving element, Baud rate generator and transmitting element, wherein:

Described Baud rate generator provides the clock needed for communication for described receiving element and described transmitting element; Described receiving element receives configuration message, is converted into parallel data; Described transmitting element receives the message configured, and is converted into serial data.

Further, described configuration statement parsing module resolve temporal information, time-zone information, leap second information, daylight saving time information.

Further, described time tag module comprise leap second controller, daylight-saving time controller, leap year controller, time area controller.

Further, described IRIG-B000 code control bit module comprise leap second advance notice position, leap second zone bit, the daylight-saving time advance notice position, daylight saving time sign position, time zone, temporal quality, according to the information in described time tag module, obtain corresponding zone bit, and described zone bit information is filled up in corresponding register.

Further, described IRIG-B000 coder module comprises symbol register, code element number controller and pulse per second (PPS) and prolongs on time, described symbol register reads described IRIG-B000 code control bit module, the number of seconds module in a day, the data in data format conversion module, and data is filled in corresponding symbol register; The pulse per second (PPS) rising edge namely extracted in allocator module described second is prolonged in described pulse per second (PPS) on time; IRIG-B000 coder module sends IRIG-B000 code in order according to the value in described code element number controller and symbol register.

The utility model discloses a kind of IRIG-B000 code analogue means, this device is made up of configured port, insulating power supply, output port, MAX10 chip, this device using random time point as operation starting point, can meet the operation conditions testing requirement of test synchronous clock special time period; This device can be simulated and leap second be occurred the moment, meets the testing requirement that moment operation conditions occurred in leap second test synchronous clock; This device can simulate generation moment daylight-saving time, meets the testing requirement that the moment occurred in the daylight-saving time test synchronous clock.By the state-of-the art FPGA series of application Altera, cost is low, integrated level is high, circuit design is simple.

Above-mentioned explanation is only the general introduction of technical solutions of the utility model, in order to technological means of the present utility model can be better understood, and can be implemented according to the content of instructions, and can become apparent, below especially exemplified by embodiment of the present utility model to allow above-mentioned and other objects, features and advantages of the present utility model.

Accompanying drawing explanation

By reading hereafter detailed description of the preferred embodiment, various other advantage and benefit will become cheer and bright for those of ordinary skill in the art.Figure of description only for illustrating the object of preferred implementation, and is not thought restriction of the present utility model.Apparently, accompanying drawing described below is only embodiments more of the present utility model, for those of ordinary skill in the art, under the prerequisite not paying creative work, can also obtain other accompanying drawing according to these accompanying drawings.And in whole accompanying drawing, represent identical parts by identical reference symbol.In the accompanying drawings:

Fig. 1 shows the IRIG-B000 code analogue means structured flowchart according to the utility model embodiment one;

Fig. 2 shows the MAX10 chip structure block diagram of the IRIG-B000 code analogue means based on the utility model embodiment one;

Fig. 3 further illustrates the MAX10 chip structure block diagram of the IRIG-B000 code analogue means based on the utility model embodiment one.

Embodiment

Below with reference to accompanying drawings exemplary embodiment of the present disclosure is described in more detail.Although show exemplary embodiment of the present disclosure in accompanying drawing, however should be appreciated that can realize the disclosure in a variety of manners and not should limit by the embodiment set forth here.On the contrary, provide these embodiments to be in order to more thoroughly the disclosure can be understood, and complete for the scope of the present disclosure can be conveyed to those skilled in the art.

It should be noted that, in the middle of instructions and claim, employ some vocabulary to censure specific components.Those skilled in the art should be appreciated that hardware manufacturer may call same assembly with different noun.This specification and claims are not used as with the difference of noun the mode distinguishing assembly, but are used as the criterion of differentiation with assembly difference functionally." comprising " or " comprising " as mentioned in the middle of instructions and claim is in the whole text an open language, therefore should be construed to " comprise but be not limited to ".Instructions subsequent descriptions is for implementing better embodiment of the present utility model, and right described description is for the purpose of the rule of instructions, and is not used to limit scope of the present utility model.Protection domain of the present utility model is when being as the criterion depending on the claims person of defining.

For ease of the understanding to the utility model embodiment, be further explained explanation below in conjunction with accompanying drawing for several specific embodiment, and each accompanying drawing does not form the restriction to the utility model embodiment.

Embodiment one, a kind of IRIG-B000 code analogue means.

Fig. 1 is the IRIG-B000 code analogue means structured flowchart of the utility model embodiment one, and composition graphs 1 is specifically described by the utility model embodiment.

As shown in Figure 1, the utility model embodiment proposes a kind of IRIG-B000 code analogue means 100, is made up of configured port 101, logic control chip 104, output port 103 and insulating power supply 102, wherein:

Described configured port 101 receives configuration message, described configuration message is carried out level conversion and sends to described logic control chip 104 after isolation;

After described logic control chip 104 receives described configuration message, parse configuration information, and carry out corresponding configuration, configure the coding of laggard row IRIG-B000 code;

Outwards IRIG-B000 code is sent by described output port 103;

Described insulating power supply 102 is powered for whole device.

Preferred in the utility model embodiment, described logic control chip 105 is MAX10 chips.Certainly, here logic control chip 105 is not limited to MAX10 chip, can be FPGA or CPLD of any type, as long as the integrated chip of circuit logic described in the utility model control or the combination of functional module can be realized, not form restriction of the present utility model.

Described insulating power supply 102 provides power supply for whole platform, isolated preceding-terminal power supply is that the isolated preceding-terminal circuit of described configured port 101 and the isolated preceding-terminal circuit of described output port 103 are powered, and after isolation, power supply is the isolation back-end circuit of described configured port 101, the isolation back-end circuit of described output port 103 and described MAX10 chip 104 power.Described configured port 101 receives configuration message, is Transistor-Transistor Logic level by described configuration message by RS232 level translation, and issues described MAX10 chip 104 after isolation; After described MAX10 chip 104 receives described configuration message, parse configuration information, and carry out corresponding configuration, configure the coding of laggard row IRIG-B000 code.Send finally by described output port.

As shown in configured port 101 as described in Fig. 1, described configured port 101 is made up of MAX232 chip and photoelectrical coupler, configuration message is converted into Transistor-Transistor Logic level signal by RS232 level signal by MAX232 chip by described configured port 101, in order to improve the reliability of device work, and carry out Phototube Coupling with photoelectrical coupler.Input end due to optocoupler belongs to the low resistance element of current mode work, thus has very strong common mode inhibition capacity, as the interface device of signal isolation in device digital communication and control in real time, greatly can increase the reliability of device work.

As shown in output port 103 as described in Fig. 1, described output port 103 has two types, RS485 interface and multimode optical fiber interface.Described output port 103 is not limited to the preferred RS485 interface of institute in the utility model embodiment and multimode optical fiber interface.Namely described MAX10 chip 104 outwards can send IRIG-B000 code by described output port 103 after completing IRIG-B000 code analog encoding.

Preferred in the utility model embodiment, described insulating power supply 102 is that direct current 3.3V inputs, direct current 3.3V exports.

This device 100 using random time point as operation starting point, can meet the operation conditions testing requirement of test synchronous clock special time period; This device 100 can be simulated and leap second be occurred the moment, meets the testing requirement that moment operation conditions occurred in leap second test synchronous clock; This device 100 can simulate generation moment daylight-saving time, meets the testing requirement that the moment occurred in the daylight-saving time test synchronous clock.

Fig. 2 shows the MAX10 chip structure block diagram of the IRIG-B000 code analogue means based on the utility model embodiment one, and composition graphs 2 is specifically described by the following examples.

As shown in Figure 2, described MAX10 chip by clock source module 205, UART module 201, configuration statement parsing module 202, time tag module 203, IRIG-B000 code control bit module 204, second allocator module 209, the number of seconds module number of days module 210 207, one year in of RTC (Real-Time Clock, real-time clock) module in 206, one day, Clock dividers module 208, data format conversion module 211, IRIG-B000 coder module 212 form.

Preferred in the utility model embodiment, described second, allocator module 209 was to generate pulse per second (PPS), before described pulse per second (PPS), 200ms is high level, rear 800ms is low level, because system clock is 100MHz, so every 100M clock period is 1s, be namely high level within a front 20M clock period, the rear 80M clock period is low level, repeats successively both can generate pulse per second (PPS).

Preferred in the utility model embodiment, described Clock dividers module 208 is the clocks in order to generate 10k, for the coding of IRIG-B000, because system clock is 100MHz, so divide ratio is 10000, can select within front 5000 clock period is high level, and rear 5000 clock period are low level, repeat namely can generate 10k clock successively; In other embodiments, also can select in front 1 to 9999 clock period is high level, is low level, does not affect the realization of the purpose of this utility model in rear 9999 to 1 clock period.Here for 10k clock, be 10 times of clock frequency when being IRIG-B000 code coding because of 10k clock, convenient to IRIG-B000 code coding, be convenient to calculate.Certainly, in other embodiments, if clock frequency shift during described IRIG-B000 code coding, then suitable clock can be selected accordingly.

Preferred in the utility model embodiment, the number of seconds module 207 in described a day is how many seconds in one day for calculating current second.According to formula: during 3600*+current second, calculate gained and be current second, SBS (number of days in a day) value.

Preferred in the utility model embodiment, the number of days module 210 in described a year for calculate when the day before yesterday be the in 1 year how many days.First be how many days be deposited in register AllDay in 1 year by the every day of every month, when in use, by look-up table find current year, month, day corresponding be in 1 year how many days.It is significant to note that the February in leap year is 29 days, annual number of days is 366 days, and the February in non-leap year is 28 days, and annual number of days is 365 days.

Preferred in the utility model embodiment, the effect of described data format conversion module 211 be by year, the moon, total number of days, time, minute, second is converted into binary-coded decimal form from binary number formats.Transfer principle is look-up table, at most only gets low position and hundred year, and maximal value is 99; Month maximal value is 12; Total number of days is the number of days in leap year, and maximal value is 366; Time maximal value be 23; Point maximal value is 59; Second positive leap second duration be 60 to the maximum, the binary-coded decimal that the binary number therefore only needing to enumerate 0-366 is corresponding, and to turn in binary-coded decimal register stored in scale-of-two.According to year of current binary format, the moon, total number of days, time, minute, second, the year that both can obtain binary-coded decimal form by tabling look-up, the moon, total number of days, time, minute, second.

Fig. 3 further illustrates the MAX10 chip structure block diagram of the IRIG-B000 code analogue means based on the utility model embodiment one, and composition graphs 3 is specifically described by the following examples.

MAX10 chip is responsible for logical design, by clock source module, UART module, configuration statement parsing module, time tag module, IRIG-B000 code control bit module, second allocator module, RTC module, the number of seconds module in a day, the number of days module in a year, Clock dividers module, data format conversion module, IRIG-B000 coder module form.

As shown in figure 3-1, described UART module is full-duplex communication, is made up of transmitting element, receiving element, Baud rate generator.Described Baud rate generator provides the clock needed for communication for described receiving element and described transmitting element; Described receiving element receives configuration message, is converted into parallel data; Described transmitting element, is receive the message configured, is converted into serial data.

Described Baud rate generator is a frequency divider in essence, and concrete measure is realized by a counter.Adopt the scheme of 16 times of frequency samplings in the utility model embodiment, both adopt clock frequency to be 16 times of baud rate.In other embodiments, also can adopt other Clock Multiplier Factors, as long as this coefficient is the multiple of 16.The baud rate of configured port is 9600Bps, and system clock is 100MHz.Then sampling clock is 9600 × 16=153600, and baud rate is 652 to the divide ratio of system clock, and each count cycle inherence 0 to 325 is high level, and 326 to 651 is low level, so namely generates clock needed for UART.

Described receiving element provides the antijamming capability of UART in order to improve, adopt maximum likelihood decision, 16 times of its method to be the clock of UART be baud rate, then each bit for UART data can have 16 sampled values, the level logic value of sampled value more than the 8 times i.e. value of bit for this reason.Receiving element is from the Start position capturing data, and eight bit data is thereafter Data position, finally receives Stop position, and data finish receiving, and carry out serioparallel exchange.

In fact the function of described transmitting element is exactly the buffering to parallel data, and carries out parallel-serial conversion, and finally data exported, function, principle are identical with receiving element.

As shown in figure 3-2, described configuration statement parsing module need resolve temporal information, time-zone information, leap second information, daylight saving time information.Its principle, for be in initial state after system reset, once start of frame bits be detected, had both entered judgement state; Judging that condition adjudgement goes out this message is house dog configuration message, namely enters accepting state; After entering into accepting state, receive corresponding information, be stored in corresponding register, when receiving frame end symbol, this frame message receives and terminates, and is back to initial state, prepares to resolve next frame message.

As shown in Fig. 3-3, described time tag module comprise leap second controller, daylight-saving time controller, leap year controller, time area controller.Time tag module receives configuration information, processes configuration information.First judge whether leap second occurs, if there is leap second, determine the moment occurred, and generate corresponding mark; Then judge whether the daylight-saving time occurs, if the daylight-saving time occurs fruit, determine the moment occurred, and generate corresponding mark; Then judge whether the leap year occurs, and generate corresponding mark; Then judge time zone, and generate corresponding mark.

As shown in Figure 3-4, described IRIG-B000 code control bit module mainly comprise leap second advance notice position, leap second zone bit, the daylight-saving time advance notice position, daylight saving time sign position, time zone, temporal quality.According to the information in time tag module, corresponding zone bit can be obtained, and zone bit information is filled up in corresponding register.

As in Figure 3-5, described clock source module receives the constant-temperature crystal oscillator of high stability, and the clock of constant-temperature crystal oscillator is 10MHz, is input to PLL phaselocked loop, and the Clock Multiplier Factor of PLL phaselocked loop is set to 10, then the clock exported is 100MHz.

As seen in figures 3-6, described RTC module is the real-time clock maintenance module of system, carrys out maintenance time information by the initial time in system clock, pulse per second (PPS) and configuration message.Its principle of work is: after setting initial time by configuration message, and pulse per second (PPS) rising edge often arrives once, and second, timer added 1, if do not have leap second, second, counter was to 59, and pulse per second (PPS) arrives again, and second resets, point carry; If the positive leap second of being, second, counter was to 60, and pulse per second (PPS) rising edge arrives again, and second resets, point carry; If the negative leap second of being, second, counter was to 58, and pulse per second (PPS) rising edge arrives again, and second resets, point carry, and after point carry, minute counter adds 1.When minute counter is 59, second, counter was 59, and pulse per second (PPS) rising edge arrives again, counter O reset second, minute counter reset, time carry, time carry after, hour counter adds 1.The carry principle in day, the moon, year and second, point, time carry principle identical, the number of days paying particular attention to every month is had nothing in common with each other, especially February, 29 days leap years, 28 days non-leap years.

As shown in fig. 3 to 7, described IRIG-B000 coder module comprises symbol register, code element number controller and pulse per second (PPS) and prolongs on time, data by reading described IRIG-B000 code control bit module, the number of seconds module in described a day, the data in described data format conversion module, and are filled in corresponding described symbol register by described symbol register.The pulse per second (PPS) rising edge namely extracted in allocator module described second is prolonged in described pulse per second (PPS) on time, its principle is for opening two registers reg0, reg1, the value of pulse per second (PPS) is assigned to reg0 register, then postpones a clock period value in reg0 register is assigned to reg1 register.Be the moment of 0 when the value in reg0 register is value in 1, reg1 register, be prolonging on time of pulse per second (PPS).Described code element number controller utilizes 10k clock and pulse per second (PPS) to prolong on time to control, and with 10k clock as shot clock, often spend 100 clock period, code element number adds 1, when arrival is prolonged in pulse per second (PPS) on time, resets code element number.So far namely described IRIG-B000 coder module can send IRIG-B000 code according to the value in described code element number and described symbol register in order.

In the utility model embodiment, other modules and operation are as described in embodiment one and embodiment two, do not repeat them here.

The utility model can bring these useful technique effects: IRIG-B000 code analogue means disclosed in the utility model embodiment, and by the state-of-the art FPGA series of application Altera, cost is low, integrated level is high, circuit design is simple.This analogue means using random time point as operation starting point, can meet the operation conditions testing requirement of test synchronous clock special time period; This device can be simulated and leap second be occurred the moment, meets the testing requirement that moment operation conditions occurred in leap second test synchronous clock; This device can simulate generation moment daylight-saving time, meets the testing requirement that the moment occurred in the daylight-saving time test synchronous clock.

One of ordinary skill in the art will appreciate that: accompanying drawing is the schematic diagram of an embodiment, the module in accompanying drawing or flow process might not be that enforcement the utility model is necessary.

Obviously, those skilled in the art can carry out various change and modification to the utility model and not depart from spirit and scope of the present utility model.Like this, if these amendments of the present utility model and modification belong within the scope of the utility model claim and equivalent technologies thereof, then the utility model is also intended to comprise these change and modification.

Claims (10)

1. an IRIG-B000 code analogue means, is characterized in that: be made up of configured port, logic control chip, output port and insulating power supply, wherein:

Described configured port receives configuration message, described configuration message is carried out level conversion and sends to described logic control chip after isolation;

After described logic control chip receives described configuration message, parse configuration information, and carry out corresponding configuration, configure the coding of laggard row IRIG-B000 code;

IRIG-B000 code is outwards sent by described output port;

Described insulating power supply is that whole device is powered.

2. IRIG-B000 code analogue means according to claim 1, is characterized in that: described logic control chip is MAX10 chip.

3. IRIG-B000 code analogue means according to claim 2, is characterized in that: described output port is made up of RS485 interface and multimode optical fiber interface.

4. IRIG-B000 code analogue means according to claim 2, is characterized in that: described MAX10 chip by clock source module, UART module, configuration statement parsing module, time tag module, IRIG-B000 code control bit module, second allocator module, RTC module, the number of seconds module in a day, the number of days module in a year, Clock dividers module, data format conversion module, IRIG-B000 coder module form.

5. IRIG-B000 code analogue means according to claim 4, it is characterized in that: described clock source module receives constant-temperature crystal oscillator, the clock of constant-temperature crystal oscillator is input to PLL phaselocked loop, arranges the Clock Multiplier Factor of PLL phaselocked loop, exports corresponding clock frequency.

6. IRIG-B000 code analogue means according to claim 5, is characterized in that: described UART module is made up of receiving element, Baud rate generator and transmitting element, wherein:

Described Baud rate generator provides the clock needed for communication for described receiving element and described transmitting element; Described receiving element receives configuration message, is converted into parallel data; Described transmitting element receives the message configured, and is converted into serial data.

7. IRIG-B000 code analogue means according to claim 6, is characterized in that: described configuration statement parsing module resolve temporal information, time-zone information, leap second information, daylight saving time information.

8. IRIG-B000 code analogue means according to claim 7, is characterized in that: described time tag module comprise leap second controller, daylight-saving time controller, leap year controller, time area controller.

9. IRIG-B000 code analogue means according to claim 8, it is characterized in that: described IRIG-B000 code control bit module comprise leap second advance notice position, leap second zone bit, the daylight-saving time advance notice position, daylight saving time sign position, time zone, temporal quality, according to the information in described time tag module, obtain corresponding zone bit, and described zone bit information is filled up in corresponding register.

10. IRIG-B000 code analogue means according to claim 9, it is characterized in that: described IRIG-B000 coder module comprises symbol register, code element number controller and pulse per second (PPS) and prolongs on time, described symbol register reads described IRIG-B000 code control bit module, the number of seconds module in a day, the data in data format conversion module, and data is filled in corresponding symbol register; The pulse per second (PPS) rising edge namely extracted in allocator module described second is prolonged in described pulse per second (PPS) on time; IRIG-B000 coder module sends IRIG-B000 code in order according to the value in described code element number controller and symbol register.