CN1954492B - 在存在抖动时钟源时使时钟发生器同步的方法和装置 - Google Patents
在存在抖动时钟源时使时钟发生器同步的方法和装置 Download PDFInfo
- Publication number
- CN1954492B CN1954492B CN2005800152183A CN200580015218A CN1954492B CN 1954492 B CN1954492 B CN 1954492B CN 2005800152183 A CN2005800152183 A CN 2005800152183A CN 200580015218 A CN200580015218 A CN 200580015218A CN 1954492 B CN1954492 B CN 1954492B
- Authority
- CN
- China
- Prior art keywords
- clock
- input
- shake
- input clock
- state
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000000034 method Methods 0.000 title claims abstract description 19
- 230000001360 synchronised effect Effects 0.000 claims abstract description 45
- 230000003252 repetitive effect Effects 0.000 claims description 3
- GOLXNESZZPUPJE-UHFFFAOYSA-N spiromesifen Chemical compound CC1=CC(C)=CC(C)=C1C(C(O1)=O)=C(OC(=O)CC(C)(C)C)C11CCCC1 GOLXNESZZPUPJE-UHFFFAOYSA-N 0.000 claims 3
- 230000006870 function Effects 0.000 description 13
- 238000004891 communication Methods 0.000 description 9
- 238000012545 processing Methods 0.000 description 9
- 238000010586 diagram Methods 0.000 description 8
- 230000008676 import Effects 0.000 description 6
- 238000013461 design Methods 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 230000000630 rising effect Effects 0.000 description 2
- 108010022579 ATP dependent 26S protease Proteins 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical group [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 230000000712 assembly Effects 0.000 description 1
- 238000000429 assembly Methods 0.000 description 1
- 210000004027 cell Anatomy 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000013500 data storage Methods 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 230000009191 jumping Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 210000000352 storage cell Anatomy 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
- 230000000007 visual effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
- H03K5/135—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals by the use of time reference signals, e.g. clock signals
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/08—Clock generators with changeable or programmable clock frequency
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/12—Synchronisation of different clock signals provided by a plurality of clock generators
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
Description
Claims (13)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US57060404P | 2004-05-13 | 2004-05-13 | |
US60/570,604 | 2004-05-13 | ||
PCT/US2005/015843 WO2005114845A2 (en) | 2004-05-13 | 2005-05-05 | Method and apparatus for synchronizing a clock generator in the presence of jittery clock sources |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1954492A CN1954492A (zh) | 2007-04-25 |
CN1954492B true CN1954492B (zh) | 2011-03-30 |
Family
ID=35429105
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2005800152183A Expired - Fee Related CN1954492B (zh) | 2004-05-13 | 2005-05-05 | 在存在抖动时钟源时使时钟发生器同步的方法和装置 |
Country Status (7)
Country | Link |
---|---|
US (1) | US7714631B2 (zh) |
EP (1) | EP1745546A4 (zh) |
JP (1) | JP2007537675A (zh) |
KR (1) | KR101239586B1 (zh) |
CN (1) | CN1954492B (zh) |
MY (1) | MY146736A (zh) |
WO (1) | WO2005114845A2 (zh) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
IT1399965B1 (it) * | 2010-03-15 | 2013-05-09 | St Microelectronics Srl | "sistema per sincronizzare il funzionamento di un circuito con un segnale di controllo, e relativo circuito integrato" |
US20120033772A1 (en) * | 2010-08-08 | 2012-02-09 | Freescale Semiconductor, Inc | Synchroniser circuit and method |
CN110543121A (zh) * | 2019-08-30 | 2019-12-06 | 西南电子技术研究所(中国电子科技集团公司第十研究所) | 全数字相控阵***指令同步分发控制装置 |
TWI795939B (zh) * | 2021-10-07 | 2023-03-11 | 華邦電子股份有限公司 | 同步電路、半導體裝置以及同步方法 |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5526486A (en) * | 1990-10-22 | 1996-06-11 | Sgs-Thomson Microelectronics S.R.L. | Apparatus for detecting undefined states of a finite state machine (FSM) and resetting the FSM upon detection |
US5539786A (en) * | 1995-07-31 | 1996-07-23 | The United States Of America As Represented By The Secretary Of The Navy | Digital circuit for generating a clock signal |
US6111442A (en) * | 1998-03-09 | 2000-08-29 | International Business Machines Corporation | Phase-locked loop circuit with dynamic backup |
US6329860B1 (en) * | 1999-05-31 | 2001-12-11 | Nec Corporation | Clock generator producing clock signal quickly adjusted to target frequency |
CN1395218A (zh) * | 2002-08-15 | 2003-02-05 | 威盛电子股份有限公司 | 根据初始状态门控时钟脉冲触发的状态机、计数器及方法 |
US6563349B2 (en) * | 2001-06-27 | 2003-05-13 | Texas Instruments Incorporated | Multiplexor generating a glitch free output when selecting from multiple clock signals |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5742650A (en) * | 1994-02-04 | 1998-04-21 | Motorola, Inc. | Power reduction method and apparatus for phase-locked loop based clocks in a data processing system |
JP3288192B2 (ja) * | 1994-12-22 | 2002-06-04 | 富士通株式会社 | 同期クロック回路 |
GB9925593D0 (en) * | 1999-10-28 | 1999-12-29 | Sgs Thomson Microelectronics | Clock generator circuit |
KR100331566B1 (ko) | 2000-01-22 | 2002-04-06 | 윤종용 | 클럭 동기 회로 및 이를 구비하는 반도체 장치 |
JP3495311B2 (ja) | 2000-03-24 | 2004-02-09 | Necエレクトロニクス株式会社 | クロック制御回路 |
US6907541B1 (en) * | 2000-11-07 | 2005-06-14 | Juniper Networks, Inc. | System for recovering received data with a reliable gapped clock signal after reading the data from memory using enable and local clock signals |
KR100422585B1 (ko) * | 2001-08-08 | 2004-03-12 | 주식회사 하이닉스반도체 | 링 - 레지스터 제어형 지연 고정 루프 및 그의 제어방법 |
MXPA05007617A (es) * | 2003-01-17 | 2005-09-30 | Thomson Licensing Sa | Un metodo para utilizar un diseno de muestreo sincronizado en un modo de muestreo de velocidad fija. |
-
2005
- 2005-05-05 KR KR1020067023562A patent/KR101239586B1/ko active IP Right Grant
- 2005-05-05 WO PCT/US2005/015843 patent/WO2005114845A2/en active Application Filing
- 2005-05-05 CN CN2005800152183A patent/CN1954492B/zh not_active Expired - Fee Related
- 2005-05-05 EP EP05741750A patent/EP1745546A4/en not_active Ceased
- 2005-05-05 JP JP2007513228A patent/JP2007537675A/ja active Pending
- 2005-05-05 US US11/596,241 patent/US7714631B2/en not_active Expired - Fee Related
- 2005-05-12 MY MYPI20052148A patent/MY146736A/en unknown
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5526486A (en) * | 1990-10-22 | 1996-06-11 | Sgs-Thomson Microelectronics S.R.L. | Apparatus for detecting undefined states of a finite state machine (FSM) and resetting the FSM upon detection |
US5539786A (en) * | 1995-07-31 | 1996-07-23 | The United States Of America As Represented By The Secretary Of The Navy | Digital circuit for generating a clock signal |
US6111442A (en) * | 1998-03-09 | 2000-08-29 | International Business Machines Corporation | Phase-locked loop circuit with dynamic backup |
US6329860B1 (en) * | 1999-05-31 | 2001-12-11 | Nec Corporation | Clock generator producing clock signal quickly adjusted to target frequency |
US6563349B2 (en) * | 2001-06-27 | 2003-05-13 | Texas Instruments Incorporated | Multiplexor generating a glitch free output when selecting from multiple clock signals |
CN1395218A (zh) * | 2002-08-15 | 2003-02-05 | 威盛电子股份有限公司 | 根据初始状态门控时钟脉冲触发的状态机、计数器及方法 |
Also Published As
Publication number | Publication date |
---|---|
EP1745546A2 (en) | 2007-01-24 |
US20090009221A1 (en) | 2009-01-08 |
CN1954492A (zh) | 2007-04-25 |
KR20070011471A (ko) | 2007-01-24 |
WO2005114845A2 (en) | 2005-12-01 |
MY146736A (en) | 2012-09-14 |
EP1745546A4 (en) | 2009-11-25 |
US7714631B2 (en) | 2010-05-11 |
KR101239586B1 (ko) | 2013-03-05 |
JP2007537675A (ja) | 2007-12-20 |
WO2005114845A3 (en) | 2006-09-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4600895A (en) | Precision phase synchronization of free-running oscillator output signal to reference signal | |
US6563349B2 (en) | Multiplexor generating a glitch free output when selecting from multiple clock signals | |
CN106095706A (zh) | 具有主设备和从设备的pll*** | |
US9417655B2 (en) | Frequency division clock alignment | |
CN103516355B (zh) | 延迟控制电路和包括延迟控制电路的时钟发生电路 | |
CN201663588U (zh) | 一种实现多相位时钟分数分频的装置 | |
KR100195855B1 (ko) | 소수배 시스템에 있어서 클록 동기 체계 | |
US7254201B2 (en) | Clock and data recovery circuit and method | |
CN1954492B (zh) | 在存在抖动时钟源时使时钟发生器同步的方法和装置 | |
US6472913B2 (en) | Method and apparatus for data sampling | |
US7696798B2 (en) | Method and apparatus to generate system clock synchronization pulses using a PLL lock detect signal | |
US7157953B1 (en) | Circuit for and method of employing a clock signal | |
US9411361B2 (en) | Frequency division clock alignment using pattern selection | |
KR20000044595A (ko) | 레지스터 제어 디지털 디디엘에 있어서의 언록 문제를 해결하기위한 언록 보상회로를 갖는 디디엘 클럭 발생기 | |
CN102480289A (zh) | 一种同步异频时钟对齐的设计电路 | |
EP2747289B1 (en) | Synchronizer circuit and method for synchronizing components using different clock signals | |
US7170963B2 (en) | Clock recovery method by phase selection | |
JP3039441B2 (ja) | 異クロック間同期エッジ検出方法および異クロック間同期エッジ検出方式 | |
US6825705B2 (en) | Clock signal generation circuit and audio data processing apparatus | |
US11967965B2 (en) | Generating divided signals from phase-locked loop (PLL) output when reference clock is unavailable | |
US7555083B2 (en) | Synchronizing circuit for stably generating an output signal | |
JP2877433B2 (ja) | 波形生成回路 | |
KR20020058500A (ko) | 클럭스위칭회로 | |
CN115149930A (zh) | 时钟同步电路、半导体装置以及时钟同步方法 | |
JP2007124285A (ja) | Pll回路及びこれを用いた通信装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CP02 | Change in the address of a patent holder |
Address after: I Si Eli Murli Nor, France Patentee after: THOMSON LICENSING Address before: BLONY-BIYANGU CITY, FRANCE Patentee before: THOMSON LICENSING |
|
CP02 | Change in the address of a patent holder | ||
TR01 | Transfer of patent right |
Effective date of registration: 20190125 Address after: Paris France Patentee after: International Digital Madison Patent Holding Co. Address before: I Si Eli Murli Nor, France Patentee before: THOMSON LICENSING Effective date of registration: 20190125 Address after: I Si Eli Murli Nor, France Patentee after: THOMSON LICENSING Address before: I Si Eli Murli Nor, France Patentee before: THOMSON LICENSING |
|
TR01 | Transfer of patent right | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20110330 Termination date: 20200505 |
|
CF01 | Termination of patent right due to non-payment of annual fee |