CN1636312A - 修整两点调制器之方法及具修整装置之两点调制器 - Google Patents
修整两点调制器之方法及具修整装置之两点调制器 Download PDFInfo
- Publication number
- CN1636312A CN1636312A CNA038043408A CN03804340A CN1636312A CN 1636312 A CN1636312 A CN 1636312A CN A038043408 A CNA038043408 A CN A038043408A CN 03804340 A CN03804340 A CN 03804340A CN 1636312 A CN1636312 A CN 1636312A
- Authority
- CN
- China
- Prior art keywords
- pll circuit
- frequency
- signal
- path
- loop filter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03C—MODULATION
- H03C3/00—Angle modulation
- H03C3/02—Details
- H03C3/09—Modifications of modulator for regulating the mean frequency
- H03C3/0908—Modifications of modulator for regulating the mean frequency using a phase locked loop
- H03C3/095—Modifications of modulator for regulating the mean frequency using a phase locked loop applying frequency modulation to the loop in front of the voltage controlled oscillator
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03C—MODULATION
- H03C3/00—Angle modulation
- H03C3/02—Details
- H03C3/09—Modifications of modulator for regulating the mean frequency
- H03C3/0908—Modifications of modulator for regulating the mean frequency using a phase locked loop
- H03C3/0916—Modifications of modulator for regulating the mean frequency using a phase locked loop with frequency divider or counter in the loop
- H03C3/0925—Modifications of modulator for regulating the mean frequency using a phase locked loop with frequency divider or counter in the loop applying frequency modulation at the divider in the feedback loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03C—MODULATION
- H03C3/00—Angle modulation
- H03C3/02—Details
- H03C3/09—Modifications of modulator for regulating the mean frequency
- H03C3/0908—Modifications of modulator for regulating the mean frequency using a phase locked loop
- H03C3/0916—Modifications of modulator for regulating the mean frequency using a phase locked loop with frequency divider or counter in the loop
- H03C3/0933—Modifications of modulator for regulating the mean frequency using a phase locked loop with frequency divider or counter in the loop using fractional frequency division in the feedback loop of the phase locked loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03C—MODULATION
- H03C3/00—Angle modulation
- H03C3/02—Details
- H03C3/09—Modifications of modulator for regulating the mean frequency
- H03C3/0908—Modifications of modulator for regulating the mean frequency using a phase locked loop
- H03C3/0941—Modifications of modulator for regulating the mean frequency using a phase locked loop applying frequency modulation at more than one point in the loop
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
Description
Claims (15)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE10207544.1 | 2002-02-22 | ||
DE10207544A DE10207544A1 (de) | 2002-02-22 | 2002-02-22 | Verfahren zum Abgleichen eines Zwei-Punkt-Modulators und Zwei-Punkt-Modulator mit einer Abgleichvorrichtung |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1636312A true CN1636312A (zh) | 2005-07-06 |
CN100472940C CN100472940C (zh) | 2009-03-25 |
Family
ID=27762411
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB038043408A Expired - Fee Related CN100472940C (zh) | 2002-02-22 | 2003-02-07 | 修整两点调制器的方法及具修整装置的两点调制器 |
Country Status (5)
Country | Link |
---|---|
US (1) | US7349516B2 (zh) |
EP (1) | EP1476939B1 (zh) |
CN (1) | CN100472940C (zh) |
DE (2) | DE10207544A1 (zh) |
WO (1) | WO2003073601A2 (zh) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105577601A (zh) * | 2014-10-30 | 2016-05-11 | 联发科技股份有限公司 | 用于vco频率调整的电路、无线通信单元和频率产生方法 |
CN107852163A (zh) * | 2015-03-24 | 2018-03-27 | 盈诺飞公司 | 数字锁相环的两点注入式宽带直调 |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10147963A1 (de) * | 2001-09-28 | 2003-04-30 | Infineon Technologies Ag | Abgleichverfahren für eine nach dem Zwei-Punkt-Prinzip arbeitende PLL-Schaltung und PLL-Schaltung mit einer Abgleichvorrichtung |
US20060280270A1 (en) * | 2005-05-26 | 2006-12-14 | Brima Ibrahim | Method and system for FM communication |
US8428212B2 (en) * | 2008-01-30 | 2013-04-23 | Intel Mobile Communications GmbH | Frequency synthesis using upconversion PLL processes |
KR101709942B1 (ko) * | 2010-09-09 | 2017-02-24 | 삼성전자주식회사 | 프랙셔널-n 위상동기루프, 이의 동작 방법 및 이를 포함하는 장치들 |
EP3168983B1 (fr) * | 2015-11-13 | 2018-10-17 | The Swatch Group Research and Development Ltd. | Procédé de calibration d'un synthétiseur de fréquence à modulation fsk à deux points |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5207491A (en) * | 1991-01-31 | 1993-05-04 | Motorola Inc. | Fast-switching frequency synthesizer |
US5983077A (en) * | 1997-07-31 | 1999-11-09 | Ericsson Inc. | Systems and methods for automatic deviation setting and control in radio transmitters |
GB2337884B (en) * | 1998-05-26 | 2000-06-07 | Motorola Ltd | Voltage controlled oscillator |
EP0961412B1 (en) * | 1998-05-29 | 2004-10-06 | Motorola Semiconducteurs S.A. | Frequency synthesiser |
DE19929167A1 (de) * | 1999-06-25 | 2000-12-28 | Siemens Ag | Modulator und Verfahren zur Phasen- oder Frequenzmodulation mit einer PLL-Schaltung |
CA2281522C (en) * | 1999-09-10 | 2004-12-07 | Philsar Electronics Inc. | Delta-sigma based two-point angle modulation scheme |
GB2354649A (en) * | 1999-09-22 | 2001-03-28 | Cadence Design Systems Inc | Method and apparatus for generating a modulated radio frequency output signal |
US6229400B1 (en) * | 1999-10-22 | 2001-05-08 | Motorola Inc. | Method and apparatus for a calibrated frequency modulation phase locked loop |
DE10108636A1 (de) * | 2001-02-22 | 2002-09-19 | Infineon Technologies Ag | Abgleichverfahren und Abgleicheinrichtung für PLL-Schaltung zur Zwei-Punkt-Modulation |
DE10147963A1 (de) * | 2001-09-28 | 2003-04-30 | Infineon Technologies Ag | Abgleichverfahren für eine nach dem Zwei-Punkt-Prinzip arbeitende PLL-Schaltung und PLL-Schaltung mit einer Abgleichvorrichtung |
-
2002
- 2002-02-22 DE DE10207544A patent/DE10207544A1/de not_active Withdrawn
-
2003
- 2003-02-07 DE DE50300763T patent/DE50300763D1/de not_active Expired - Lifetime
- 2003-02-07 CN CNB038043408A patent/CN100472940C/zh not_active Expired - Fee Related
- 2003-02-07 WO PCT/DE2003/000370 patent/WO2003073601A2/de not_active Application Discontinuation
- 2003-02-07 EP EP03704300A patent/EP1476939B1/de not_active Expired - Fee Related
-
2004
- 2004-08-20 US US10/923,351 patent/US7349516B2/en not_active Expired - Fee Related
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105577601A (zh) * | 2014-10-30 | 2016-05-11 | 联发科技股份有限公司 | 用于vco频率调整的电路、无线通信单元和频率产生方法 |
CN105577601B (zh) * | 2014-10-30 | 2018-12-21 | 联发科技股份有限公司 | 用于vco频率调整的电路、无线通信单元和频率产生方法 |
CN107852163A (zh) * | 2015-03-24 | 2018-03-27 | 盈诺飞公司 | 数字锁相环的两点注入式宽带直调 |
CN107852163B (zh) * | 2015-03-24 | 2021-04-16 | 盈诺飞公司 | 数字锁相环的两点注入式宽带直调 |
Also Published As
Publication number | Publication date |
---|---|
US7349516B2 (en) | 2008-03-25 |
DE50300763D1 (de) | 2005-08-18 |
DE10207544A1 (de) | 2003-09-18 |
EP1476939A2 (de) | 2004-11-17 |
US20050084034A1 (en) | 2005-04-21 |
CN100472940C (zh) | 2009-03-25 |
WO2003073601A3 (de) | 2003-11-13 |
EP1476939B1 (de) | 2005-07-13 |
WO2003073601A2 (de) | 2003-09-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7154347B2 (en) | Compensating method for a PLL circuit that functions according to the two-point principle, and PLL circuit provided with a compensating device | |
US8022782B2 (en) | Two-point phase modulator and method of calibrating conversion gain of the same | |
US7397883B2 (en) | Spread spectrum type clock generation circuit for improving frequency modulation efficiency | |
CN1036561C (zh) | 自动频率控制装置 | |
US8604840B2 (en) | Frequency synthesizer noise reduction | |
CN101536314B (zh) | 用于直接数字插值合成的方法和设备 | |
EP2283576B1 (en) | Integrated ramp, sweep fractional frequency synthesizer on an integrated circuit chip | |
US7579886B2 (en) | Phase locked loop with adaptive phase error compensation | |
US20110193601A1 (en) | Fractional type phase-locked loop circuit with compensation of phase errors | |
CN1524336A (zh) | 二点调变pll电路之修正方法及修正电路 | |
CN100380804C (zh) | 具有pll电路的两点调制器及简化的数字预先滤波*** | |
CN102281059B (zh) | 用于在分数-n型锁相环中量化降噪的方法和设备 | |
CN1636312A (zh) | 修整两点调制器之方法及具修整装置之两点调制器 | |
KR101307498B1 (ko) | 시그마-델타 기반 위상 고정 루프 | |
US7391270B2 (en) | Phase locked loop and method for phase correction of a frequency controllable oscillator | |
US7605664B2 (en) | All digital phase locked loop system and method | |
EP0357996A1 (en) | Frequency modulator utilizing frequency synthesizer | |
US7158603B2 (en) | Method and apparatus for compensating deviation variances in a 2-level FSK FM transmitter | |
CN1494212A (zh) | 自动调整压控振荡器频率范围的时钟脉冲恢复电路 | |
EP1219032B1 (en) | Method and arrangement for locking a control voltage to a voltage-controlled oscillator | |
CN112600555A (zh) | 一种产生调频连续波信号的方法 | |
US8102215B2 (en) | Compensated high-speed PLL circuit | |
US20080159438A1 (en) | Methods and apparatus for multi-mode frequency shift keying |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: INFINEON TECHNOLOGIES AG Free format text: FORMER OWNER: INFENNIAN TECHNOLOGIES AG Effective date: 20120625 |
|
C41 | Transfer of patent application or patent right or utility model | ||
C56 | Change in the name or address of the patentee |
Owner name: INTEL MOBILE COMMUNICATIONS TECHNOLOGY LTD. Free format text: FORMER NAME: INFINEON TECHNOLOGIES AG Owner name: INTEL MOBILE COMMUNICATIONS LTD. Free format text: FORMER NAME: INTEL MOBILE COMMUNICATIONS TECHNOLOGY LTD. |
|
CP01 | Change in the name or title of a patent holder |
Address after: Neubiberg, Germany Patentee after: Intel Mobile Communications GmbH Address before: Neubiberg, Germany Patentee before: Infineon Technologies AG Address after: Neubiberg, Germany Patentee after: Intel Mobile Communications GmbH Address before: Neubiberg, Germany Patentee before: Intel Mobile Communications GmbH |
|
TR01 | Transfer of patent right |
Effective date of registration: 20120625 Address after: Neubiberg, Germany Patentee after: Infineon Technologies AG Address before: Munich, Germany Patentee before: INFINEON TECHNOLOGIES AG |
|
C56 | Change in the name or address of the patentee | ||
CP01 | Change in the name or title of a patent holder |
Address after: Neubiberg, Germany Patentee after: Intel Mobile Communications GmbH Address before: Neubiberg, Germany Patentee before: Intel Mobile Communications GmbH |
|
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20090325 Termination date: 20170207 |
|
CF01 | Termination of patent right due to non-payment of annual fee |