CN1204517C - Restructurable hardware designing platform for intelligent electric equipment - Google Patents
Restructurable hardware designing platform for intelligent electric equipment Download PDFInfo
- Publication number
- CN1204517C CN1204517C CN 03114429 CN03114429A CN1204517C CN 1204517 C CN1204517 C CN 1204517C CN 03114429 CN03114429 CN 03114429 CN 03114429 A CN03114429 A CN 03114429A CN 1204517 C CN1204517 C CN 1204517C
- Authority
- CN
- China
- Prior art keywords
- chip
- interface
- keyboard
- platform
- programmable
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Landscapes
- Emergency Protection Circuit Devices (AREA)
Abstract
The present invention discloses an intelligent hardware designing platform of which electrical devices can be reconstructed. The intelligent hardware designing platform of which electrical devices can be reconstructed comprises three parts of (1) a programmable dedicated chip which is composed of FPGA and is used as a discrete cell, (2) an RISC microprocessor of FLASH technology, and (3) other peripheral interface circuits. The present invention proposes four kinds of typical applied examples of reconstruction. By adopting the platform of the present invention, applicants can complete the intelligent dedicated chip for the electric devices used for line protection and can design and complete the line protective devices. Finally, all the performance indexes of the line protective device which is designed on the basis of the chip has passed through dependence tests of the national supervising monitoring center of relay quality monitoring tests.
Description
Technical field
The invention belongs to computer application field; relate to the special chip design that is used to protect electrical network and equipment thereof, a kind of especially with Programmable ASIC technical design Automation of Electric Systems intelligent protection special chip and based on the intelligent electric appliance reconfigurable hardware design platform of this chip.
Background technology
The electric system Microcomputer Protection is used to protect electrical network and equipment thereof, and is most important to the operation of power system stability economy.Microcomputer protecting device integrates computer technology, network technology, microelectric technique, sensor technology; not only can make the function such as metering, protection, observing and controlling of traditional electrical equipment more accurate, more reliable, and can realize functions such as emergency review, failure wave-recording, equipment work situation on-line monitoring.As far back as the initial stage seventies just the someone propose to utilize computing machine as the imagination of protecting electrical power system element and obtained realization; passed through 30 years of development and practice, had the progressively perfect intelligent electrical apparatus equipment of new theory new technology such as network communication function, neural network, fuzzy control, small echo up till now from replacing electromagnetic type relay simply based on the electric system protection device of microprocessor.
China introduces microcomputer protective relay at the mid-80, and the end of the eighties, the microcomputer protective relay device of domestic-developed began to apply.Be Microcomputer Protection period with fastest developing speed the nineties, and not only product is many, and defencive function is also perfect gradually, and the device manufacture level also improves constantly.Up to the present, domestic have large quantities of professional and technical personnel that are engaged in Microcomputer Protection research, design, exploitation, test, make, and tens tame professional production factories are arranged, and also has a collection of scientific research institutions, universities and colleges.The Microcomputer Protection product has route protection, bus protection, generator protection, tranformer protection, fault oscillograph, automatic safety device etc., and kind is many, model is more complete.Along with the research of microcomputer protecting device, a lot of theoretical results have also been obtained at aspects such as Microcomputer Protection software, algorithms.Compare with external same device, we are not a halfpenny the worse aspect protection philosophy.We can say, since the nineties China's Protection Technology entered epoch of Microcomputer Protection.
Up to the present, the internal microcomputer protective device all is to be core (Fig. 1) with the single-chip microcomputer basically, and the quality of the performance of CPU directly influences the function of system, and the hardware of microcomputer protecting device is always towards high speed and two aspects development of high reliability.The speed that on the one hand is processor is more and more faster, system hardware structure from single 8 bit processors to 16 and 32 bit processors up to current many CPU and the mixed structure of many DSP.Then having taked many measures aspect the raising reliability, do not go out socket from bus and do not go out chip, and the application of hardware check and watchdog circuit makes the reliability of hardware obtain raising to a certain degree really on the other hand to bus.
Should see that microcomputer protecting device itself has some inherent defectives.For example, MCU and DSP adopt queuing type serial command executive mode, the raising of its operating rate and efficient also all is subject to this working method, and the speed of DSP and microprocessor still can not satisfy the new algorithm and the theoretical requirement of continuous appearance aspect processing speed.In addition, MCU initially must experience a reseting procedure in work, must satisfy certain level condition and time conditions.When operation level had certain interference sudden change, resetting of MCU was provided with and will becomes the key factor of the unreliable work of system." race flies " of PC is another shortcoming of CPU.Fact proved, no matter how outstanding MCU, no matter has how good interference protection measure, comprise the inside and outside hardware watchdog circuit that any way is set, be subjected to strong jamming particularly under the strong electromagnetic situation, MCU can't guarantee that it still can operate as normal and do not enter irremediable " deadlock " state.Though watchdog technique can make most systems reset again, but still can't accomplish the recovery of instruction-level.Thereby cause that the tripping of device or the possibility of malfunction exist.Especially fly with the unreliable factor that resets when staggered when PC runs, it is particularly complicated that situation will become.
On the other hand, the product of different model is incompatible basically in the protection system at present, does not possess good extendability, lacks the interface specification of standard, makes that the cost of the system integration, upgrading or what's new is very high.Product specialized designs interface to various different models adopts different treatment mechanisms, causes high maintenance costs easily and abandons the awkward situation that old system develops again fully.Simultaneously because product is the perfect of one-side pursuit function when design, design object is direct towards certain control procedure, and does not consider system coordination work, with the strict coupling of ambient systems, thereby product is very strong to the dependence at scene, through the change of the system environments of daring not accept.
EDA is a new technology that develops rapidly in recent years.Can overcome the essential defect of MCU based on the Application and Development of CPLD/FPGA (CPLD/field programmable gate array) device of EDA technology.At first the CPLD/FPGA product has adopted advanced JTAG-ISP and more and more at the system configuration programming mode.Under+5V operation level, can carry out in-system programming whole or in part to the CPLD/FPGA in the system of working at any time.Next is that the clock delay of CPLD/FPGA can reach nanosecond at a high speed, in conjunction with its concurrent working mode, aspect ultra-high speed applications field and the observing and controlling in real time boundless application prospect is being arranged.Be example for example, under the 800MHz clock, need 7.7us with the fastest industrial DSP at present with 16 FFT of 1024, and with the Virtex-II of Xilinx company family chip computing deficiency 1us under the 140MHz clock; High reliability also is one of its advantage, except inherent shortcoming such as not having MCU peculiar reset unreliable and PC to run to fly, the high reliability of CPLD/FPGA also shows almost and can will be stated under the total system in the same chip, thereby dwindled volume greatly, is easy to management and shielding.Developing instrument and design language standardization in addition, the construction cycle weak point also is another advantage.Utilize them can realize the design of almost any type of digital circuit or digital display circuit.How this technology being applied to the Microcomputer Protection field, is the main contents of this subject study.
The present development along with microelectric technique, (System On Chip SOC) has clearly advantage to SOC (system on a chip) at speed, reliability and aspects such as confidentiality and price, be the focus of studying in recent years.Advantages such as FPGA is easy to develop and need not once to invest with it, make increasing SOC designer turn to programmable way to realize, FPGA is also development with surprising rapidity in recent years, its integrated level develops into current ten million from several years ago several ten thousand, chip integration becomes CPU, storer and communication interface etc., and price is more and more lower.The feasible degree that really is tending towards practicability based on programmable SOC (system on a chip).This technology has obtained successful application in mobile phone, PDAs, TV set-top box, the hand-held consumer goods and fields such as the Internet, car engine controller and the network switch.
Aspect relay protection, the report that utilizes FPGA to realize the overcurrent relay algorithm is abroad also arranged, but the function of the SOC (system on a chip) of not realizing ideal.
Summary of the invention
The objective of the invention is to, utilize a SOC (system on a chip) of Programmable ASIC technological development (SOC), replace single-chip microcomputer in the past to be used for the electric system Microcomputer Protection, proposed a kind of intelligent electric appliance reconfigurable hardware design platform.Consider in power system automatic field; the Microcomputer Protection content is very complicated; its intelligentized theoretical developments is rapid; model change speed is constantly accelerated; if the design of SOC is difficult for change; or change all needs to redesign the anti-interference test of PCB and system etc. at every turn, and that will influence the construction cycle of tandem product and the Time To Market of product.Begin to turn to today increasing chip design personnel based on the method for designing of platform; the applicant also further provides the embodiment based on the configurable Microcomputer-based Protection Hardware platform of SOC; and as an example, utilize this platform design to finish the model machine of the product that is used for route protection.
Realize that the above-mentioned purpose technical scheme is: this intelligent electric appliance reconfigurable hardware design platform comprises that three parts constitute:
1) a programmable special-purpose chip that constitutes by FPGA as independent component
Programmable special-purpose chip adopts the Programmable ASIC technology to design based on the method for platform, as long as change the parameter or the change of its corresponding IP kernel or increase the protection algorithm, just can develop serial relay protection special chip at circuit, the different electric equipment protections of transformer;
This programmable special-purpose chip has system interface; Can connect microprocessor on the system interface, storer, A/D converter, output driver module, watchdog circuit, frequency measurement shaping circuit, switching value input isolation circuit; Traffic pilot.
2) risc microcontroller
This microprocessor is connected with following device: what be connected has keyboard and display interface, LONworks field-bus interface, serial communication interface, EEPROM, storer, watchdog circuit, calendar clock, a jtag interface.
3) peripheral interface circuit
Peripheral interface circuit mainly comprises:
One is connected the keyboard and display panel on the keyboard and display interface; Be connected with keyboard on this keyboard and display panel, key switch, LED light, LCD controller; The liquid crystal display socket; Be connected with LCD on this liquid crystal display socket;
After also having current transformer, voltage transformer (VT) through the signal condition conditioning, input to traffic pilot by the analog quantity input interface;
The output driver module is connected with a relay by relay control socket;
The switching value input socket; Be connected with programmable special-purpose chip through the switching value input isolation circuit;
4) all elements are divided on three printed circuit board, connect by flat cable between the circuit board.
Some other characteristics of the present invention are:
The described programmable special-purpose chip as independent component that is made of FPGA can be the product of different company, the programming technology of chip is based on RAM or based on FLASH or anti-fuse structures, can download according to the technology different choice JTAG of chip or carry out programming by programmable device to chip or external ROM the programming mode of chip.
Described watchdog circuit produces feeding-dog signal by risc microcontroller; The output signal of watchdog circuit directly is connected with the reset terminal of programmable special-purpose chip and microprocessor; Adopt the parallel mode exchange message between described microprocessor and the described programmable special-purpose chip; Described output driver module directly can drive relay; Described A/D converter and traffic pilot directly carry out data acquisition by the sequential control of programmable special-purpose chip output; Described storer is the common use of microprocessor and programmable special-purpose chip institute; The input end of the frequency measurement shaping circuit that described programmable special-purpose chip connects and the output of voltage transformer (VT) link to each other.
Described risc microcontroller adopts FLASH technology, can directly programme to it by jtag interface, cooperates by the programming with special chip, can make platform satisfy the protection demand of each electric pressure distinct device from low pressure to the UHV (ultra-high voltage).
Described risc microcontroller is connected with following device, and described LONworks field-bus interface is an independently plug-in unit, can be used as the option of system; Described serial communication interface can be general RS232/RS422/RS485; Described calendar clock is I
2The C interface device also has backup battery; Described EEPROM is I
2The C series interface part; Described risc microcontroller can directly connect computing machine by jtag interface and programme; Described keyboard and display interface shows that by keyboard socket is connected with flat cable with keyboard and display panel.
It is current transformer, voltage transformer (VT) electric quantity signal that the input of analog quantity in described other peripheral interface circuits is not limited to, or temperature, humidity non electrical quantity sensor signal.
Described base plate, mainboard, keyboard and display panel are independent mutually, connect by flat cable between them, are provided with the sheet metal shielding between mainboard and the base plate, and keyboard and display panel is installed on the crust of the device.
Described keyboard and display panel be provided with the definite value manually controlled set, on the spot/key switch that remote control is selected.
Description of drawings
Fig. 1 is the typical hardware configuration block diagram of the Microcomputer Protection in the background technology;
Fig. 2 is the reconfigurable hardware design platform structured flowchart that adopts the present invention's design;
Fig. 3 constitutes annexation figure between the printed circuit board (PCB) of platform;
The schematic diagram of Fig. 4 keyboard display part;
Fig. 5 is one of mainboard schematic diagram: special chip and A/D and multiplexer interface;
Fig. 6 is two of a mainboard schematic diagram: the microprocessor connecting circuit;
Fig. 7 is three of a mainboard schematic diagram: the definition of special chip external interface;
Fig. 8 is four of a mainboard schematic diagram: the LonWorks field-bus interface;
Fig. 9 is five of a mainboard schematic diagram: serial communication and calendar clock and reset;
Figure 10 is six of a mainboard schematic diagram: mainboard and other plate annexation;
Figure 11 is one of base plate schematic diagram: the switching value importation;
Figure 12 is two of a base plate schematic diagram: the relay output;
Figure 13 is three of a base plate schematic diagram: the analog quantity importation;
Figure 14 is based on the route protection model machine photo of platform design.
Embodiment
For a more clear understanding of the present invention, comply with the embodiment that technical scheme of the present invention is finished below in conjunction with accompanying drawing and inventor, the present invention is described in further detail.
5.1 technical scheme
Referring to accompanying drawing 2～3, Fig. 2 is a reconfigurable hardware design platform structured flowchart.According to technical scheme of the present invention, this intelligent electric appliance reconfigurable hardware design platform comprises that three parts constitute:
1) a programmable special-purpose chip 1 that constitutes by FPGA as independent component
This programmable special-purpose chip 1 has system interface; Can connect microprocessor 2 on the system interface, storer 3, A/D converter 4, output driver module 5, watchdog circuit 6, frequency measurement shaping circuit 7, switching value input isolation circuit 8, traffic pilot 9;
2) risc microcontroller 2
Main and the following device of this microprocessor is connected: what be connected has a keyboard and display interface 10, LONworks field-bus interface 11, and serial communication interface 12, EEPROM 13, storer 3, watchdog circuit 6, calendar clock 14, jtag interface 15;
3) other peripheral interface circuits
One is connected the keyboard and display panel 31 on the keyboard and display interface 10; Be connected with keyboard 20 on this keyboard and display panel 31, key switch 28, LED light 22, LCD controller 27; Liquid crystal display socket 26; Be connected with LCD 21 on this liquid crystal display socket 26;
After also having current transformer 16, voltage transformer (VT) 17 through signal condition 34 conditionings, input to traffic pilot 9 by analog quantity input interface 22;
Switching value input socket 23; Be connected with programmable special-purpose chip 1 through switching value input isolation circuit 8;
4) all elements are divided on base plate 29, mainboard 30, keyboard and display panel 31 3 printed circuit board, connect by flat cable between the circuit board.
The programmable special-purpose chip 1 as independent component that is made of FPGA adopts the Programmable ASIC technology to design based on the method for platform; as long as change the parameter or the change of its corresponding IP kernel or increase the protection algorithm, just can develop serial relay protection special chip at different electric equipment protections such as circuit, transformers.
The programmable special-purpose chip 1 as independent component that is made of FPGA can be the product of different company, the programming technology of chip also both can be based on RAM also can be based on FLASH or anti-fuse structures, can download according to the technology different choice JTAG of chip or carry out programming by programmable device to chip or external ROM the programming mode of chip.
It is electric quantity signals such as current transformer, voltage transformer (VT) that analog quantity input in other peripheral interface circuits is not limited to, and also can be other non electrical quantity sensor signals such as temperature, humidity.
Keyboard and display panel 31 be provided with the definite value manually controlled set, on the spot/key switch 28 that remote control is selected.
Why the present invention says that it is a platform, is because can only just can realize different defencive functions by the programming to Programmable ASIC and microprocessor under the situation that does not change other peripheral hardware circuit.The core of this platform is a programmable special-purpose chip.Compare with traditional ASIC, realize that reconfigurable hardware platform key is the design of configurable I P nuclear.In this structure, especially for using IP kernel, should increase and delete the plug and play that realizes virtual component easily, this just requires the interface of the IP kernel that designs must satisfy certain standard: being to guarantee interconnected between the virtual component on the one hand, is virtual component and being connected of system on the other hand.The restructural of system depends on the optional parameter situation of what and same virtual component of same class virtualization of function element to a great extent.Programmable special-purpose chip is occurred with the form of standalone module by FPGA, is not subjected to the different influence of FPGA manufacturer difference and technology.Drawn two socket pins on the programmable special-purpose chip module, when chip is debugged,, after debugging is finished, can be defined as other outside input and output pins as test point usefulness.On-the-spot Lonwork bus interface also is with modular form, can select as option.
What the applicant adopted in this platform is the MSP430 series processors of low-power consumption, and the programming of its FLASH technology makes the online modification program become very easy, need not to increase and revise any hardware, only needs new program download is once got final product.Therefore greatly improved application flexibility.
Fig. 3 is the annexation that constitutes between three printed circuit board of platform.Simulating signal on the base plate, switching value input signal and relay control signal link to each other with mainboard by three flat cables respectively, have sheet metal to isolate between mainboard and the base plate.Also there is a flat cable to connect between keyboard and display panel and the mainboard, usually keyboard and display panel is installed on the panel of device.
Fig. 4 is the schematic diagram of keyboard and display panel, and J2 connects LCD 21, and J4 connects mainboard.
Fig. 5 is special-purpose chip and A/D and a multiplexer interface in the mainboard, and U11, U12 eight select four traffic pilots among the figure, by special chip control, provides eight tunnel simulating signals to change to A/D converter U13 simultaneously, obtains 14 transformation results.
U2 is a microprocessor 2 among Fig. 6, and that select for use here is the MSP430F149 of TI company, in 48K FLASH-ROM is arranged, work clock is 12M.
Fig. 7 is the external interface signal of special chip 1, comprises data acquisition control and cpu i/f, switching value input, relay and LED indication control output, communication etc.
Fig. 8 is the interface principle of LonWorks fieldbus and microprocessor 2, and its core is neuron chip U19, in have three processors to be respectively applied for network processes, network interface and user application.What adopt here is the twisted-pair feeder transceiver, and communication speed can reach 78K.
Comprised among Fig. 9 that one of dual serial communication interface is the corresponding RS232 of U21 of standard, one is the corresponding RS485 of U6.U8, U9 are two I
2The C device is respectively applied for EEPROM and calendar clock.U3 is a watchdog circuit chip, also is the shaping circuit of frequency measurement signal simultaneously.U22-U24 finishes the work in the conversion of signals of varying level chip.
CON5 among Figure 10 is the attachment plug of pilot relay, and CON6 is the attachment plug of switching value input, and CON3 is the attachment plug of analog quantity input.
Figure 11 is the principle relevant with the switching value input, in order to improve antijamming capability, except adopting the photoelectricity isolation, has also increased magnetic bead L1A-L16A on each switching value input channel; Met full-wave rectification block CON13 on the power supply of switching value input, in order that open into the signal AC/DC universal, the strategic point of access stream circle T1 is in order to improve interference free performance.
In Figure 12, what relay output drove employing is the optical relay element, directly drives relay.Be added with electric arc at the place, contact of relay and absorb circuit.
Figure 13 is the conditioning part of simulating signal, the purpose that the voltage transformer (VT) front end increases strategic point stream circle is to improve antijamming capability, the feedback resistance of amplifier also all selects for use precision resistance to replace conventional potentiometer, and the intrinsic difference between each passage that causes is thus revised by the way that the different coefficients of each passage are set by software.
5.2 the hardware design of platform general introduction
Hardware design based on platform is the desirable approach of current product development.The hardware configuration of personal computer is set up the model based on the platform hardware design.Its fast development and universal opening and the dirigibility of depending on its platform to a great extent.In the hardware design field of intelligent electrical apparatus also at the open hardware design platform of pursuing a kind of high performance price ratio.All done a large amount of research in this field both at home and abroad for over ten years.But these platforms are based on all that microprocessor realizes, though DSP also can't overcome MCU itself intrinsic some shortcomings.Its hardware configuration is fixed, and the change of function need can be finished by revising and change software program.When hardware configuration need be adjusted, even local modification also will be from redesign printed circuit board (PCB), this wasted time and energy very much, has influenced the Time To Market of new product.Therefore, a kind of open, the hardware design platform of on-line reconfiguration is just very meaningful.For many years, it is generally acknowledged software in execution algorithm, particularly during complicated algorithm, best dirigibility and minimum cost are arranged, and hardware provides fast speed and higher cost, software design will spend more design time and realization time.Configurable logic has changed these viewpoints, though configurable logic device is more expensive than the gate array of masking film program, but it allows the deviser dynamically to change hardware in real time, recycling logic gate and change consideration to cost, hardware is quickened with the dirigibility of software, so as if the boundary between the hardware and software also thickened.It not only can need not to redesign the purpose that realizes the real time modifying circuit function under the situation of printed circuit board (PCB), and this modification can be finished under the situation that does not influence system works.Not only its function can be revised, and the structure of whole hardware to a certain extent also can on-line reorganization.As further, even can realize the remote diagnosis and the reparation of remote reconstruction and fault.From speed, it can realize the complicated protection algorithm that current single-chip microcomputer is difficult to realize by parallel hardware handles.For example, as the traveling-wave protection of current research focus, its frequency spectrum mainly is distributed in 10KHz between the 100KHz, and its protection algorithm requires data sampling speed to reach weekly more than 300.
Therefore the design philosophy of introducing hardware and software platform in the design of intelligent electric appliance has been complied with the needs of practical application, has satisfied long-range economic interests of user and manufacturer and technical requirement.
5.3 the formation of platform
Designing on the design basis of finishing the intelligent electrical apparatus special chip, making full use of the Reprogrammable degree characteristic of FPGA, be equipped with corresponding peripheral interface circuit and just can constitute all reconfigurable hardware design platform of 26S Proteasome Structure and Function.Platform structure of the present invention as shown in Figure 1, it mainly is made of three parts: first is programmable special-purpose chip (ASIC), and it is made of FPGA, with the form and the system interface of independent component; Second portion is the risc microcontroller of FLASH technology; Third part is corresponding peripheral interface circuit (electric current, voltage transformer (VT) and a signal condition thereof; Relay control and output; The switching value input; Keyboard shows; Calendar clock etc.).Why being called platform, is because under such framework, as long as relevant device is rationally programmed, just can satisfy a series of requirements of Automation of Electric Systems to intelligent cell, develops series of products.
The core of this platform is a programmable special-purpose chip.Compare with traditional ASIC, realize that reconfigurable hardware platform key is the design of configurable I P nuclear.In this structure, especially for using IP kernel, should increase and delete the plug and play that realizes virtual component easily, this just requires the interface of the IP kernel that designs must satisfy certain standard: being to guarantee interconnected between the virtual component on the one hand, is virtual component and being connected of system on the other hand.The restructural of system depends on the optional parameter situation of what and same virtual component of same class virtualization of function element to a great extent.For example, digital filtering module should be selected FFT, Kalman filter, wavelet transformation etc.What fft algorithm itself can select to import data for example counts from 8 o'clock to 1024 o'clock and the length of each point etc.; Each protection module allow to select input data from which passage, get the first-harmonic data or get the higher hamonic wave data, which definite value is given definite value be, protect enable signal from where waiting; Real-time multi-task (real time operating system; RTOS) scheduler module then will provide corresponding data to each protection algorithm by control is set; in case increase or delete a protection algoritic module; except will being provided with to the corresponding protection module; also task scheduling modules to be set, determine that the priority of each task is harmonious with the data message that guarantees corresponding task and this task needs.To realize not only in other modules such as the communication module that physical layer protocol also will realize the communication protocol of corresponding client layer.So, the notion of configuration software had obtained application in hardware design in the past, and we might as well just be called " configuration hardware ".
From the chip of realizing, consider it is the product that general-purpose platform just can not only limit to use same company, should support the programmable chip product of different company's different series even different process.Therefore, it is necessary formulating an external interface standard for this platform, and the product of the scale of feasible change fpga chip and replacing different manufacturers etc. does not influence the interface with system.Only need to revise the design part of new chip when the time comes, the hardware platform circuit is constant.A typical chip exterior interface definition is comprising the output of 16 tunnel analog quantity A/D interface sections, the input of 24 way switch amounts, the output of No. 16 relays, 16 pilot lamp or other switching values, the interface of frequency measurement input and chip and ppu etc.
Second portion is the MSP430 series microprocessor of low-power consumption in this platform, and the programming of its FLASH technology makes the online modification program become very easy, need not to increase and revise any hardware, only needs new program download is once got final product.Therefore greatly improved application flexibility.
The electric current of third part, voltage transformer (VT) and signal condition thereof; Relay; And switching value input etc. is integrated on the same printed circuit board as base plate, and the external cabling terminal directly is fixed on the base plate.The LONworks field-bus interface all is connected with mainboard in the hardwired mode of contact pin with independent platelet with special chip, mainboard is the designs of four layer printed circuit boards, also comprises microprocessor, communication interface, keyboard and display interface, A/D interface chip, calendar clock, watchdog circuit etc. in addition.Keyboard and demonstration are installed on the panel.Connect by flat cable between mainboard and panel and the base plate.
Can carry out different programmings with the FLASH microprocessor to the special chip in this platform according to different needs.
5.4 the method for hardware design platform reconstruct
The element that can programme in this platform has two, and another is the CPU of FLASH technology for special chip that is based on FPGA.Programming in the past can only change software section, can change hardware circuit structure and functions of pins at this platform by special chip is programmed.Just can expand the quantity of switching value etc. easily.
Difference according to fpga chip technology, the method of chip reconstruct (programming) is also correspondingly different: can select external ROM also can directly connect computing machine based on the reconstruct of the FPGA of RAM and use the JTEG interface, layout that can the online modification chip when even its maximum characteristics are system works, this especially is fit to the occasion of self-adaptation relay protection; Based on the chip of FLASH technology, can also can off-line programing by corresponding programmable device online modification; Programming based on the chip of anti-fuse structures then can only be passed through the programmable device off-line programing.
The CPU of FLASH technology then can directly pass through JTEG interface online modification.
Like this, can programme respectively to special chip and CPU respectively according to the purpose of design difference.As long as make in the design that the two is harmonious, the division of labor is clear and definite, different reconstruct combinations can be satisfied multiple design needs.
5.5 the typical case of platform uses
Intelligent electric appliance reconfigurable hardware design platform of the present invention, by the different programmings to programmable special-purpose chip 1 and microprocessor 2, can have following several typical case to use respectively: a. programmable special-purpose chip 1 is used for the SOC (system on a chip) of low-voltage variation; B. be used for, the protection scheme of low-pressure system; C. programmable special-purpose chip 1 is as coprocessor; D. realize the soft assembling of intelligent electric appliance.
The maximum characteristics of this platform are the rapidities of its configuration flexibility and data processing.There are data to show, realize that with FPGA FFT is the fastest in the current technology, realize that under the 100M clock time of one 1024 fft algorithm needs is less than 50 μ s.Therefore, can realize following difference in functionality in the intelligent electrical apparatus field respectively by reconstruct.
A). be used for the black box SOC (system on a chip) of low-voltage variation
Device is worked in the black box mode.Special chip is finished all functions of system, need not microprocessor chip, definite time protection function such as can be equipped with inverse time-lag protection and quick-break, prescribe a time limit.Chip is provided with serial port and external communication, finishes communication protocol by chip.By with the upper computer software communication, finish functions such as the setting of definite value and remote measure and communication remote control.At the bottom of the maximum characteristics of this scheme are simple, cost, the reliability height.
B). be used for, the protection scheme of low-pressure system
Asic chip is finished data acquisition, data processing (FFT), task scheduling and main tasks such as protection algorithm and failure wave-recording; Microprocessor is only finished the work relevant with man-machine interface, by with the microprocessor parallel interface, finish the exchange of internal data.This scheme especially is fit to the realization of the various device protection of 35KV and following electric pressure thereof because CPU has born man-machine interface and part self check work, and SOC more lays particular emphasis on the realization of defencive function.It is present replacement scheme based on the Microcomputer Protection product.Because the dirigibility of microprocessor, externally the interface of communication can flexible configuration, can select popular field-bus interface or Ethernet interface etc. to constitute electric substation automation system.
C). special chip is as coprocessor
Complicated protection algorithm normally data acquiring frequency height, data processing amount is big; therefore; can utilize ASIC to have the characteristics of high-speed data processing power, result with parallel mode and CPU communication, is finished operations such as protection criterion and control tripping operation by CPU.For example, the someone has proposed the application of wavelet algorithm in tranformer protection, and this scheme is the desirable solution of this demand.In addition; power supply quality detecting/monitoring to the electrical network electric energy also more and more is subjected to people's attention recently; common way is based on DSP power supply quality detector of exploitation separately; also the someone attempts to develop power supply quality monitoring and the incorporate device of protection; but owing to be subjected to the influence of microprocessor speed; only can realize 32 data sampling, the requirement that this and perfect power supply quality detect also has gap.This programme then can well satisfy this requirement, and therefore, this also is to realize that protection and power supply quality detect incorporate ideal scheme.
D). realize the soft assembling of intelligent electric appliance
So-called soft assembling, the hardware that is exactly the intelligent electrical apparatus product is general, carries out the configuration of function according to the different scenes that constitute electric substation automation system, makes device carry out different functions.This in fact also be it has often been said in the application of system programmable technology ISP (In System Programming) in transformer substation system.As further, can realize the remote diagnosis and the remote repairing of long-range assembling and fault.
5.6 specific embodiment: a route protection unit based on platform design
According to aforesaid application thinking, the JSY2000-ASIC route protection unit that adopted the Hardware platform design based on the intelligent electric appliance special chip of the present invention, and provided particular circuit configurations.
This design is carried out according to above-mentioned scheme b, and the FPGA that special chip utilizes altera corp to produce finishes realization, finishes data acquisition, data processing, protection control, task scheduling etc.External man-machine interfaces etc. are finished by the FLASH type super low power consuming single chip processor MSP430F149 that TI company produces.Comprise 9 key QWERTY keyboard, the LCDs of 320 * 240 dot matrix, Lonworks fieldbus, RS485 and RS232 communication interface etc.The complete machine performance test has reached every index request of GB/T7261-2000 regulation.
Major function and characteristics:
The function of JSY2000-ASIC route protection unit comprises:
A. function of measuring: accurate measurement three-phase current, three-phase voltage (0.2 grade), supply frequency (± parameter such as 0.02Hz).16 times that can measure dedicated tunnel with interior harmonic value (1 grade).
B. defencive function: defencive function has quick-break, quick-break in limited time, excess current, overload, low-frequency load reduction, reclosing (the band after-acceleration is jumped), zero-sequence current, residual voltage etc.
C. communication function: can finish " four is distant " function of remote signalling, remote measurement, remote control, remote regulating with standard 232/485 or Lonworks fieldbus and upper machine communication.
D. control function: can finish by panel isolating switch branch, closing operation and systematic parameter function is set.
Can open or close teleswitch and divide closing operation by hardware lock in addition, or protect definite value to set, the analog quantity channel coefficient be adjusted, the setting that the defencive function throwing is moved back and system is provided with.This protected location can store and show 20 SOE logouts, real-time circuit analog value, the real-time status of current/voltage harmonic wave histogram and circuit definition switching value.
The principal feature of this protected location is:
A. adopt the Microcomputer Protection special chip to realize the function of software realization in the past with hardware.Multiple functions such as protection, control, metering, supervision, constructing communication network that chip is integrated.Adopted idea of modular, functional configuration, expansion is convenient.
B. by hardware lock switch on the spot, three kinds of duties of a distant place and setting.Guaranteed authority effectively to system's parameters modification.
C. powerful communication function.Have RS232, RS485 standard interface.Also be furnished with the Lonworks field-bus interface in addition, can also expand Ethernet interface in case of necessity.
D. self diagnosis and monitoring function.In order to improve the reliability of system, the function for monitoring to various states is provided, comprise analog quantity, harmonic component, on off state, the real-time demonstration of system switching amount.In addition, except the system hardware self check, also designed the protection definite value, the timer-controlled self-inspection of key parameters such as passage coefficient.
E. man-machine interface close friend.Use 320 * 240 figure LCD display, the menu mode prompting operation.
The general utility functions key combines with special function keys, can switch between each functional picture efficiently.In addition, system has memory function to user's part operation, and the mode of the multiple step that simplifies the operation is provided according to systematic memory.
The human-machine interface function that system provides is divided into 10 parts:
1) shows primary system figure
Displaying contents comprises: the unit station number, and on off state, system time, measured value Uab, Ucb, U0, Ima, Imb, Imc, I0, f and pulse electric degree count value, current defencive function quick-break, in limited time, and overcurrent, in low week, state is moved back in the throwing of reclosing.Primary system figure can reflect the overall status of the circuit of protected location control comprehensively.All demonstration amounts all refresh in time or with the user corresponding change are set, and guarantee the real-time information that is that shows.Interface such as Fig. 4 .1.
2) show Event Log Table
This unit can be preserved and show 20 SOE incidents of record recently, and every logout comprises event type, time and working value.Every screen shows 10 records, switches new and old record by key up and down.
3) histogram and numerical value mode show higher hamonic wave jointly
The unit can show that 16 times of 10 passages are with interior harmonic wave histogram.The harmonic wave histogram refreshes in time, and per second refreshes once.
4) display switch amount tabulation
This unit can monitor the state of 32 way switch amounts.
5) definite value setting
Can be provided with 21 protection definite values.The direction of passage key is selected the definite value that will revise and is revised digital value, switches by acknowledgement key.System is checked automatically to the setting result of each protection definite value, avoids user error to import non-Par value.Open hardware lock and just can enter the function that definite value is provided with.And setting finishes need reaffirm just and can come into force.The sufficient like this reliability that has guaranteed to revise definite value.
6) the passage coefficient is adjusted
The tuning coefficient function can regulating system mutual inductor and each analog quantity channel coefficient.
7) function is thrown and is moved back
Can be provided with the unit 11 kinds of defencive functions input whether.
8) system's setting
Content comprises station number, time, communication port, the selection setting of communication speed.Revise authority also with the protection definite value require identical.
9) breaking-closing operating
Breaking-closing operating needs to open hardware lock, enters local control function.Then, the branch by special closes key operation.And the system requirements operating personnel close order and confirm dividing, and avoid unnecessary maloperation.In addition, system also according to the difference of operation, shows corresponding prompt information.
10) communication
This unit provides two kinds of communication modes, is respectively standard RS232/RS485 and Lonworks field-bus interface.The user can select different communication port networking and upper machine communication according to actual conditions.
Claims (8)
1. intelligent electric appliance reconfigurable hardware design platform is characterized in that, this intelligent electric appliance reconfigurable hardware design platform comprises that three parts constitute:
1) programmable special-purpose chip as independent component [1] that constitutes by FPGA
Programmable special-purpose chip [1] adopts the Programmable ASIC technology to design based on the method for platform, as long as change the parameter or the change of its corresponding IP kernel or increase the protection algorithm, just can develop serial relay protection special chip at circuit, the different electric equipment protections of transformer;
This programmable special-purpose chip [1] has system interface; Can connect microprocessor [2] on the system interface, storer [3], A/D converter [4], output driver module [5], watchdog circuit [6], frequency measurement shaping circuit [7], switching value input isolation circuit [8], traffic pilot [9];
2) risc microcontroller [2]
This microprocessor is connected with following device: what be connected has keyboard and display interface [10], LONworks field-bus interface [11], serial communication interface [12], an EEPROM[13], storer [3], watchdog circuit [6], calendar clock [14], jtag interface [15];
3) peripheral interface circuit
One is connected the keyboard and display panel [31] on the keyboard and display interface [10]; Be connected with keyboard [20] on this keyboard and display panel [31], key switch [28], LED light [22], LCD controller [27]; Liquid crystal display socket [26]; Be connected with LCD [21] on this liquid crystal display socket [26];
After also having current transformer [16], voltage transformer (VT) [17] through signal condition [34] conditioning, input to traffic pilot [9] by analog quantity input interface [22];
Output driver module [5] is connected with a relay [19] by relay control socket [25];
Switching value input socket [23]; Be connected with programmable special-purpose chip [1] through switching value input isolation circuit [8];
4) all elements are divided on base plate [29], mainboard [30], keyboard and display panel [31] three printed circuit board, connect by flat cable between the circuit board.
2. intelligent electric appliance reconfigurable hardware design platform as claimed in claim 1, it is characterized in that, the programmable special-purpose chip as independent component [1] that is made of FPGA is selected from the product of different company, the programming technology of chip is based on RAM or based on FLASH or anti-fuse structures, can download according to the technology different choice JTAG of chip or carry out programming by programmable device to chip or external ROM the programming mode of chip.
3. intelligent electric appliance reconfigurable hardware design platform as claimed in claim 1 is characterized in that, watchdog circuit [6] produces feeding-dog signal by risc microcontroller [2]; The output signal of watchdog circuit [6] directly is connected with the reset terminal of programmable special-purpose chip [1] and microprocessor [2]; Adopt the parallel mode exchange message between microprocessor [2] and the described programmable special-purpose chip [1]; Output driver module [5] directly can drive relay [19]; Described A/D converter [4] and traffic pilot [9] directly carry out data acquisition by the sequential control of programmable special-purpose chip [1] output; Storer [3] is that microprocessor [2] and programmable special-purpose chip [1] institute use jointly; The input end of the frequency measurement shaping circuit [7] that programmable special-purpose chip [1] connects and the output of voltage transformer (VT) [17] link to each other.
4. intelligent electric appliance reconfigurable hardware design platform as claimed in claim 1; it is characterized in that; risc microcontroller [2] adopts FLASH technology; can directly programme to it by jtag interface; by and the programming of programmable special-purpose chip [1] cooperate, make platform satisfy the protection demand of each electric pressure distinct device from low pressure to the UHV (ultra-high voltage).
5. intelligent electric appliance reconfigurable hardware design platform as claimed in claim 1 is characterized in that risc microcontroller [2] is connected with following device, and LONworks field-bus interface [11] is an independently plug-in unit, as the option of system; Serial communication interface [12] is general RS232/RS422/RS485; Calendar clock [14] is I
2The C interface device also has backup battery; EEPROM[13] be I
2The C series interface part; Risc microcontroller [2] directly connects computing machine by jtag interface [15] and programmes; Described keyboard and display interface [10] shows that by keyboard socket [24] is connected with flat cable with keyboard and display panel [31].
6. intelligent electric appliance reconfigurable hardware design platform as claimed in claim 1 is characterized in that, it is current transformer, voltage transformer (VT) electric quantity signal that the input of analog quantity in the peripheral interface circuit is not limited to, or temperature, humidity non electrical quantity sensor signal.
7. intelligent electric appliance reconfigurable hardware design platform as claimed in claim 1, it is characterized in that, base plate [29], mainboard [30], keyboard and display panel [31] are independent mutually, connect by flat cable between them, be provided with the sheet metal shielding between mainboard [30] and the base plate [29], keyboard and display panel [31] is installed on the crust of the device.
8. intelligent electric appliance reconfigurable hardware design platform as claimed in claim 7 is characterized in that, keyboard and display panel [31] be provided with the definite value manually controlled set, on the spot/key switch [28] that remote control is selected.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 03114429 CN1204517C (en) | 2003-01-15 | 2003-01-15 | Restructurable hardware designing platform for intelligent electric equipment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 03114429 CN1204517C (en) | 2003-01-15 | 2003-01-15 | Restructurable hardware designing platform for intelligent electric equipment |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1460950A CN1460950A (en) | 2003-12-10 |
| CN1204517C true CN1204517C (en) | 2005-06-01 |
Family
ID=29591032
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 03114429 Expired - Lifetime CN1204517C (en) | 2003-01-15 | 2003-01-15 | Restructurable hardware designing platform for intelligent electric equipment |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1204517C (en) |
Families Citing this family (18)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100371850C (en) * | 2004-12-17 | 2008-02-27 | 华为技术有限公司 | Method for realizing compatibility of different clock circuits on printed circuit board |
| CN100435158C (en) * | 2006-04-29 | 2008-11-19 | 中山大学 | Radio communication simulation device based on FPGA and USB storage device |
| CN101030711B (en) * | 2007-03-15 | 2011-11-30 | 中国船舶重工集团公司第七一二研究所 | Microcomputer protecting controller |
| US7969156B2 (en) * | 2007-03-30 | 2011-06-28 | Liebert Corporation | Method and apparatus for monitoring a load |
| CN101146002B (en) * | 2007-07-26 | 2010-07-14 | 北京联合大学 | An evaluation system and method for built-in sensing network terminal |
| CN100576276C (en) * | 2008-07-06 | 2009-12-30 | 江苏安科瑞电器制造有限公司 | A kind of 32 loop analogue signal telemetering devices |
| CN101345681B (en) * | 2008-07-29 | 2012-09-05 | 人民电器集团有限公司 | Operation method for connecting main unit of intelligent electric appliance through serial bus |
| CN102087621B (en) * | 2009-12-04 | 2012-09-26 | 北京广利核***工程有限公司 | Processor device with self-diagnosis function |
| CN102540936A (en) * | 2012-03-03 | 2012-07-04 | 南昌航空大学 | Automatic doffer control device based on FPGA (Field Programmable Gate Array) |
| CN103472388A (en) * | 2013-09-12 | 2013-12-25 | 成都成电光信科技有限责任公司 | Testing system of optical fiber network |
| CN103595728B (en) * | 2013-11-25 | 2016-08-24 | 浙江大学城市学院 | The system and method that a kind of Logistics networks equipment is safe and reliable |
| CN103779967B (en) * | 2014-02-13 | 2016-03-09 | 长沙威胜信息技术有限公司 | For TT&C system and the observing and controlling module thereof of distribution power automation terminal |
| CN103941619B (en) * | 2014-04-16 | 2016-10-12 | 南京国电南自美卓控制***有限公司 | A kind of development platform based on the reconfigurable Microcomputer Protection of FPGA |
| CN105281294A (en) * | 2014-06-13 | 2016-01-27 | 山东科技大学 | Transformer protection device based on wavelet IP core |
| CN105119238B (en) * | 2015-09-30 | 2016-08-17 | 广东电网有限责任公司茂名供电局 | Access the distribution relay protection system of small power station |
| CN105514952A (en) * | 2015-12-15 | 2016-04-20 | 国网山东泗水县供电公司 | Power network power supply line protective relaying apparatus control method |
| CN106506160B (en) * | 2016-11-29 | 2019-11-15 | 无锡江南计算技术研究所 | A kind of ASIC and FPGA isomery close coupling structure |
| CN112506849A (en) * | 2020-09-25 | 2021-03-16 | 中国电力科学研究院有限公司 | Low-voltage relay protection device function configuration method and system based on MCU chip |
-
2003
- 2003-01-15 CN CN 03114429 patent/CN1204517C/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| CN1460950A (en) | 2003-12-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1204517C (en) | Restructurable hardware designing platform for intelligent electric equipment | |
| CN201371945Y (en) | Electric steering engine controller based on FPGA | |
| CN100347930C (en) | System and equipment for collecting and monitoring data of electric power | |
| CN102346670B (en) | Intelligent sorting system for graphic logic configuration tool module in transformer substation | |
| CN1225713C (en) | Design method for specific chip of intelligent electric appliance | |
| CN102830641B (en) | Three-axis full-automatic high-speed dispensing robot servo control system | |
| CN112488446A (en) | Intelligent manufacturing MES system | |
| CN103474115B (en) | A kind of auxiliary functional analysis approach running control display adopting digital human machine interface nuclear power plant | |
| CN102566512B (en) | Based on automatic bearing cutting production line dedicated control circuit and the system of figure programming | |
| CN2838116Y (en) | Microcomputer protection, measurement, and control device | |
| CN205377271U (en) | Based on DSP computer protection system | |
| CN1365032A (en) | Open type structure digital control system of remote network monitoring and secondary development | |
| CN202837918U (en) | Three-axis full-automatic high speed adhesive dispensing robot servo control system | |
| CN115689518A (en) | Power transmission and transformation equipment health code management and control system and method | |
| CN107479474A (en) | Industrial robot quality evaluating method and device | |
| Hu | Application of artificial intelligence technology in electrical automation control | |
| CN105424993A (en) | LabVIEW-based programmable current source system and method | |
| CN202058000U (en) | Switching strategy programmable controller | |
| Zhao et al. | Implementation of six-layer automatic elevator controller based on FPGA | |
| Mingfei et al. | Automatic test system for some kind general electronic equipment | |
| Kong et al. | Creation of Intelligent Manufacturing Training Platform | |
| Zhu et al. | Remote Monitoring and Early Warning System of Intelligent Fault Alarm in Instrumentation with Extreme Machine Learning | |
| CN103731053A (en) | High-power inverter digital control system and method based on SOPC technology | |
| CN107942813A (en) | Industrial automatic control method and system based on microcomputer development | |
| Jianhua | Research on Intelligent Hardware Manufacturing Based on Computer Big Data Bus Technology |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| ASS | Succession or assignment of patent right |
Owner name: XUZHOU INSTITUTE OF XI'AN JIAOTONG UNIVERSITY Free format text: FORMER OWNER: XI'AN COMMUNICATION UNIV. Effective date: 20071116 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20071116 Address after: 215123 17 No. 102, Qin yuan community, Suzhou Industrial Park, Jiangsu, Suzhou Patentee after: RESEARCH INSTITUTE OF XI'AN JIAOTONG University IN SUZHOU Address before: 710049 No. 28, Xianning Road, Xi'an, Shaanxi Patentee before: Xi'an Jiaotong University |
|
| ASS | Succession or assignment of patent right |
Owner name: XI'AN COMMUNICATION UNIVERSITY, SUZHOU INSTITUTE, Free format text: FORMER OWNER: XUZHOU INSTITUTE OF XI'AN JIAOTONG UNIVERSITY Effective date: 20080307 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20080307 Address after: Room 2407, building 188, Ai Ai Lu, Suzhou Industrial Park, Suzhou, Jiangsu Patentee after: Xi'an Jiao Tong University Suzhou Research Institute Science and Technology Development Co.,Ltd. Address before: 17, No. 102, Qin yuan community, Suzhou Industrial Park, Suzhou, Jiangsu Patentee before: RESEARCH INSTITUTE OF XI'AN JIAOTONG University IN SUZHOU |
|
| CX01 | Expiry of patent term |
Granted publication date: 20050601 |
|
| CX01 | Expiry of patent term |