CN1181526C - 部件安装方法和电光装置的制造方法 - Google Patents
部件安装方法和电光装置的制造方法 Download PDFInfo
- Publication number
- CN1181526C CN1181526C CNB00132358XA CN00132358A CN1181526C CN 1181526 C CN1181526 C CN 1181526C CN B00132358X A CNB00132358X A CN B00132358XA CN 00132358 A CN00132358 A CN 00132358A CN 1181526 C CN1181526 C CN 1181526C
- Authority
- CN
- China
- Prior art keywords
- mentioned
- substrate
- resin
- aforesaid substrate
- temperature
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/321—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by conductive adhesives
- H05K3/323—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by conductive adhesives by applying an anisotropic conductive adhesive layer over an array of pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/831—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
- H01L2224/83101—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus as prepeg comprising a layer connector, e.g. provided in an insulating plate member
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/0781—Adhesive characteristics other than chemical being an ohmic electrical conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/0781—Adhesive characteristics other than chemical being an ohmic electrical conductor
- H01L2924/07811—Extrinsic, i.e. with electrical conductive fillers
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10674—Flip chip
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/02—Details related to mechanical or acoustic processing, e.g. drilling, punching, cutting, using ultrasound
- H05K2203/0278—Flat pressure, e.g. for connecting terminals with anisotropic conductive adhesive
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/11—Treatments characterised by their effect, e.g. heating, cooling, roughening
- H05K2203/1105—Heating or thermal processing not related to soldering, firing, curing or laminating, e.g. for shaping the substrate or during finish plating
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Liquid Crystal (AREA)
- Electric Connection Of Electric Components To Printed Circuits (AREA)
- Wire Bonding (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
Abstract
本发明提供一种可提高使用了各向异性导电膜等的导电粘接剂的部件安装的可靠性的部件安装方法。该方法是经导电粘接剂12将部件11热压接到基板3b上的部件安装方法,具备:将基板3b加热到比导电粘接剂12中包含的粘接用树脂12a的玻璃转移点低20~40℃的温度的基板加热工序;以及经导电粘接剂12将部件11热压接到已被加热到该温度的基板3a上的热压接工序。
Description
技术领域
本发明涉及经各向异性导电膜等的导电粘接剂将半导体芯片等的部件热压接到基板上的部件安装方法和电光装置的制造方法。
背景技术
已知通过使用各向异性导电膜(ACF)将半导体芯片等的部件安装在液晶面板等的玻璃基板上的技术。在该技术中,通过在基板与部件之间夹住各向异性导电膜的状态下对部件施加热和压力,使各向异性导电膜中包含的树脂硬化,将部件粘接到基板上。此外,此时利用各向异性导电膜中包含的导电粒子进行基板上的端子与部件的端子之间的导电性的连接。
但是,在使用了各向异性导电膜的安装工序中,由于在热压接时部件被加热,故存在安装的可靠性因在冷却后、即将部件安装在基板上后的残留应力而下降的担心。此外,为了对基板上的端子与部件的端子之间的导电性的连接提供高的可靠性,必须在两端子间夹入充分的个数的导电粒子,为此,要求适当地控制在热压接时被熔融的各向异性导电膜的流动。
发明内容
本发明的目的在于,提供一种能提高使用了各向异性导电膜等的导电粘接剂的部件安装的可靠性的部件安装方法和电光装置的制造方法。
本发明是一种部件安装方法,其中,经导电粘接剂将部件热压接到基板上,其特征在于,具备:基板加热工序,将上述基板加热到比上述导电粘接剂中包含的粘接用树脂的玻璃转移点低20~40℃的温度;以及热压接工序,经上述导电粘接剂将上述部件热压接到已被加热到上述温度的上述基板上。
按照该部件安装方法,由于在将基板加热到比上述导电粘接剂中包含的粘接用树脂的玻璃转移点低20~40℃的温度后,经导电粘接剂将部件热压接到基板上,因可使热压接工序中热压接部件时的部件的温度与基板的温度的差减少,故可减少安装了部件后的残留应力。此外,由于在热压接工序中基板被加热、导电粘接剂的温度也上升,故在热压接工序中的导电粘接剂的粘度充分地下降,导电粘接剂的流动加快。因此,导电粘接剂中包含的导电粒子容易留在部件的端子与基板的端子之间,可提高两端子间的导电性的连接的可靠性。
本发明是一种部件安装方法,其中,经导电粘接剂将部件热压接到基板上,其特征在于,具备:暂时压接工序,经上述导电粘接剂将上述部件暂时压接到上述基板上;基板加热工序,在已将上述部件暂时压接到上述基板上的状态下,将上述基板加热到比上述导电粘接剂中包含的粘接用树脂的玻璃转移点低20~40℃的温度;以及热压接工序,经上述导电粘接剂将上述部件热压接到已被加热到上述温度的上述基板上。
按照该部件安装方法,由于在将基板加热到比上述导电粘接剂中包含的粘接用树脂的玻璃转移点低20~40℃的温度后经导电粘接剂将部件热压接到基板上,因可使热压接工序中热压接部件时的部件的温度与基板的温度的差减少,故可减少安装了部件后的残留应力。此外,由于在热压接工序中基板被加热、导电粘接剂的温度也上升,故在热压接工序中的导电粘接剂的粘度充分地下降,导电粘接剂的流动加快。因此,导电粘接剂中包含的导电粒子容易留在部件的端子与基板的端子之间,可提高两端子间的导电性的连接的可靠性。
在上述基板加热工序中,可将上述基板加热到比上述导电粘接剂的玻璃转移点低25~35℃的温度。
在上述基板加热工序中,可通过加热放置了上述基板的接受台来将上述基板加热到上述温度。
上述导电粘接剂可含有热硬化性树脂和混入到上述热硬化性树脂中的导电粒子。
可将作为上述部件的半导体芯片安装到作为上述基板的玻璃基板上。
上述玻璃基板可以是构成液晶装置的基板。
上述导电粘接剂的玻璃转移点可处于80~130℃的范围内。
按照本发明的电光装置的制造方法,该电光装置是在基板上形成了电光材料的电光装置,其特征在于:经各向异性导电膜将半导体芯片安装到上述基板上的工序具备:将各向异性导电膜粘贴到上述一个基板上的工序;基板加热工序,将上述一个基板加热到比上述各向异性导电膜中包含的粘接用树脂的玻璃转移点低20~40℃的温度;以及热压接工序,经上述各向异性导电膜将上述半导体芯片热压接到已被加热到上述温度的上述基板上。
按照本发明的一个方面,提供一种部件安装方法,其中,经导电粘接剂将部件热压接到基板上,其特征在于,具备:暂时压接工序,经上述导电粘接剂将上述部件暂时压接到上述基板上;基板加热工序,在已将上述部件暂时压接到上述基板上的状态下,将上述基板加热到比上述导电粘接剂中包含的粘接用树脂的玻璃转移点低20~40℃的温度;以及热压接工序,经上述导电粘接剂将上述部件热压接到已被加热到上述温度的上述基板上;上述导电粘接剂含有作为上述粘接用树脂的热硬化性树脂和混入到上述热硬化性树脂中的导电粒子;上述粘接用树脂的玻璃转移点处于80~130℃的范围内。
按照本发明的又一个方面,提供一种电光装置的制造方法,该电光装置是在基板上形成了电光材料的电光装置,其特征在于:经各向异性导电膜将半导体芯片安装到上述基板上的工序具备:将各向异性导电膜粘贴到上述一个基板上的工序;暂时压接工序,经上述各向异性导电膜将上述半导体芯片暂时压接到上述一个的基板上;基板加热工序,将上述一个基板加热到比上述各向异性导电膜中包含的粘接用树脂的玻璃转移点低20~40℃的温度;以及热压接工序,经上述各向异性导电膜将上述半导体芯片热压接到已被加热到上述温度的上述基板上;上述各向异性导电膜含有作为上述粘接用树脂的热硬化性树脂和混入到上述热硬化性树脂中的导电粒子;上述粘接用树脂的玻璃转移点处于80~130℃的范围内。
附图说明
图1是示出应用本发明的部件安装方法的的液晶装置的斜视图。
图2是分解了图1的液晶装置而示出的斜视图。
图3是示出液晶驱动用IC的安装工序的剖面图,(a)是示出放置了ACF的状态的图,(b)是示出暂时压接了液晶驱动用IC的状态的图。
图4是示出液晶驱动用IC的安装工序的剖面图,(a)是示出利用热压接头热压接液晶驱动用IC时的状态的图,(b)是示出热压接了液晶驱动用IC后的状态的图。
图5是示出在液晶驱动用IC的安装工序中使用的制造装置的一例的图。
图6是示出具备图1和图2中示出的液晶装置的携带电话机的斜视图。
具体实施方式
以下,参照图1~图5,说明将本发明的部件安装方法应用于将COG(玻璃上的芯片)方式的液晶作为电光材料使用的电光装置的制造工艺的实施例。
图1是本实施例的液晶装置的斜视图,图2是该液晶装置的分解斜视图。
该液晶装置1具备由密封材料2互相粘接其周围的一对基板3a和3b。利用例如丝网印刷等的印刷技术来形成该密封材料2。通过在由玻璃等的材料或塑料等的具有柔性的膜材料等形成的基板原材料5a和5b上形成各种要素来制造基板3a和3b。
利用多个衬垫将在这些基板3a和3b之间形成的间隙、即单元间隙的尺寸限制为均匀的值、例如约5微米,在由该单元间隙内的密封构件2包围的区域中封入液晶。
在基板3a的液晶侧表面(与基板3b的相对面)上形成多条平行的电极7a,在基板3b的液晶侧表面(与基板3a的相对面)上形成多条平行的电极7b。在互相正交的方向上配置在基板3a上形成的电极7a和在基板3b上形成的电极7b,这些电极以点矩阵状交叉的多个点构成用于显示像的像素。此外,在基板3a和3b的外侧表面上分别粘贴偏振片8a和8b。
基板3b具有封入液晶的液晶区域部分E和朝向该液晶区域部分E的外侧突出的突出部H。即,基板3b从基板3a的端面突出,基板3a的电极7b按原样朝向该突出部H延伸而形成了布线。此外,基板3a的电极7a经分散在密封材料2的内部的导通材料(未图示)来谋求与基板3b的电极9b的导通,电极9b朝向该突出部H延伸而形成了布线。
如图2中所示,在突出部H上设置安装液晶驱动用IC11的矩形的安装区。液晶驱动用IC11经ACF(各向异性导电膜)12粘接到该安装区上而被安装。如图1和图2中所示,对于液晶驱动用IC11的安装区,从其三边侧引入电极7b或与电极7a连接的电极9b的端部。此外,从该安装区的剩下的一边侧引入与外部电路连接用的连接端子14的端部。
图4(b)是示出液晶驱动用IC11的凸点11a与基板3b上的端子14之间的导电性的连接的情况的剖面图,如图4(b)中所示,ACF12具备作为热硬化性树脂的粘接用树脂12a和分散在粘接用树脂12a中的导电粒子12b。利用粘接用树脂12a将液晶驱动用IC11粘接到基板3b上。此外,此时,将ACF12中包含的导电粒子12b夹入凸点11a与端子14之间,导电性地连接凸点11a与端子14之间。再有,电极7b和电极9b分别与端子14相同,经ACF12与凸点11a导电性地连接。
以下,参照图3~图5,说明液晶驱动用IC11的安装工序。
如图3(a)中所示,将ACF12放置在基板3b上的液晶驱动用IC11的安装区上,用规定的压力将液晶驱动用IC11压到ACF12上。由此,如图3(b)中所示,利用ACF12的粘接性对液晶驱动用IC11进行暂时压接。
其次,如图5中所示,通过驱动运送台52来运送基板3b,将基板3b的端部(在图5中是左端部)放置在接受台51上,以使暂时压接了的液晶驱动用IC11的部分与热压接头50相对。如图5中所示,在接受台51中内置了加热器51a,通过在规定的时间内将基板3b放置在接受台51上,使液晶驱动用IC11的安装区域中的基板3b的温度上升到比ACF12中包含的热硬化性树脂、即粘接用树脂的玻璃转移点低20~40℃的温度、更为理想的是比ACF12的粘接用树脂的玻璃转移点低25~35℃的温度。该温度最好是ACF12的粘接用树脂的热硬化实质上未开始、而且粘接用树脂的粘度下降的温度。
在本实施例中,对加热器进行控制,使得基板的温度为60~90℃,即,ACF的温度为60~90℃。
在使基板3b的温度上升到上述温度后,如图4(a)中所示,通过用规定的压力将已加热到规定的温度的热压接头压到液晶驱动用IC11上,使ACF12熔融、流动。在ACF12流动后,通过使ACF12的粘接用树脂12a热硬化,将液晶驱动用IC11粘接到基板3b上。此外,通过在液晶驱动用IC11的凸点11a与基板3b的连接端子14之间夹入导电粒子12b,互相导电性地连接液晶驱动用IC11与端子14。
这样,在本实施例中,在进行利用热压接头50的本压接之前,由于已将基板3b加热到比ACF12的玻璃转移点低20~40℃的温度,故可利用本压接使安装液晶驱动用IC11时的液晶驱动用IC11的温度与基板3b的温度差减少。因此,可减少安装了液晶驱动用IC11后的残留应力。此外,由于在本压接之前利用接受台51加热基板3b、ACF12的温度也上升,故本压接时的ACF12的粘度充分地下降,ACF12的流动加快。因此,导电粒子12b容易留在液晶驱动用IC11的凸点11a与基板3b上的端子14之间,可提高凸点11a与端子14的导电性的连接的可靠性。
以下,参照图6,说明作为具备图1和图2中示出的液晶装置的电子装置的一例的携带电话机。
这里示出的携带电话机100通过将天线101、扬声器102、液晶装置1、键开关103、话筒104等的各种构成要素放置在作为框体的外壳106内而构成。此外,在外壳106的内部,设置安装了控制上述的各构成要素的工作用的控制电路的控制电路基板107。
在该携带电话机100中,将通过键开关103和话筒104输入的信号及由天线101接收的接收数据等输入到控制电路基板107。然后,该控制电路根据已输入的各种数据,在液晶装置1的显示面内显示数字、文字、图形等的像,再从天线101发送发送数据。
以上举出优选实施例说明了本发明,但本发明不限定于该实施例,在权利要求的范围中记载的发明的范围内,可作各种改变。例如,在上述实施例中,例示了半导体芯片的安装,但可将本发明应用于其它各种部件的安装。
此外,在本实施例中,示出了单纯矩阵型的半透射型液晶显示装置的制造方法的应用例,但本发明也可应用于有源矩阵型的液晶装置及液晶装置以外的平板面板、例如等离子体显示面板、EL(场致发光)面板等的电光装置及其它各种装置的制造方法。再者,例示了将本发明的液晶装置用于作为电子装置的携带电话机的情况,但也可将使用本发明的部件安装方法制造的液晶装置应用于除此以外的任意的电子装置、例如携带信息终端、电子笔记本、摄像机的取景器等。
Claims (6)
1.一种部件安装方法,其中,经导电粘接剂将部件热压接到基板上,其特征在于,具备:
暂时压接工序,经上述导电粘接剂将上述部件暂时压接到上述基板上;
基板加热工序,在已将上述部件暂时压接到上述基板上的状态下,将上述基板加热到比上述导电粘接剂中包含的粘接用树脂的玻璃转移点低20~40℃的温度;以及
热压接工序,经上述导电粘接剂将上述部件热压接到已被加热到上述温度的上述基板上;
上述导电粘接剂含有作为上述粘接用树脂的热硬化性树脂和混入到上述热硬化性树脂中的导电粒子;
上述粘接用树脂的玻璃转移点处于80~130℃的范围内。
2.如权利要求1中所述的部件安装方法,其特征在于:
在上述基板加热工序中,将上述基板加热到比上述导电粘接剂中所含的上述粘接用树脂的玻璃转移点低25~35℃的温度。
3.如权利要求1中所述的部件安装方法,其特征在于:
在上述基板加热工序中,通过加热放置了上述基板的接受台来将上述基板加热到上述温度。
4.如权利要求1中所述的部件安装方法,其特征在于:
将作为上述部件的半导体芯片安装到作为上述基板的玻璃基板上。
5.如权利要求4中所述的部件安装方法,其特征在于:
上述玻璃基板是构成液晶装置的基板。
6.一种电光装置的制造方法,该电光装置是在基板上形成了电光材料的电光装置,其特征在于:
经各向异性导电膜将半导体芯片安装到上述基板上的工序具备:将各向异性导电膜粘贴到上述一个基板上的工序;
暂时压接工序,经上述各向异性导电膜将上述半导体芯片暂时压接到上述一个的基板上;
基板加热工序,将上述一个基板加热到比上述各向异性导电膜中包含的粘接用树脂的玻璃转移点低20~40℃的温度;以及
热压接工序,经上述各向异性导电膜将上述半导体芯片热压接到已被加热到上述温度的上述基板上;
上述各向异性导电膜含有作为上述粘接用树脂的热硬化性树脂和混入到上述热硬化性树脂中的导电粒子;
上述粘接用树脂的玻璃转移点处于80~130℃的范围内。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP31386799A JP3815149B2 (ja) | 1999-11-04 | 1999-11-04 | 部品実装方法および電気光学装置の製造方法 |
JP313867/1999 | 1999-11-04 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1295265A CN1295265A (zh) | 2001-05-16 |
CN1181526C true CN1181526C (zh) | 2004-12-22 |
Family
ID=18046468
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB00132358XA Expired - Fee Related CN1181526C (zh) | 1999-11-04 | 2000-11-03 | 部件安装方法和电光装置的制造方法 |
Country Status (4)
Country | Link |
---|---|
US (1) | US6767763B1 (zh) |
JP (1) | JP3815149B2 (zh) |
CN (1) | CN1181526C (zh) |
TW (1) | TWI240132B (zh) |
Families Citing this family (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3886401B2 (ja) * | 2002-03-25 | 2007-02-28 | ソニーケミカル&インフォメーションデバイス株式会社 | 接続構造体の製造方法 |
JP4014481B2 (ja) * | 2002-04-30 | 2007-11-28 | 東レエンジニアリング株式会社 | ボンディング方法およびその装置 |
JP2004031555A (ja) * | 2002-06-25 | 2004-01-29 | Nec Corp | 回路基板装置および基板間の接続方法 |
FR2850390B1 (fr) * | 2003-01-24 | 2006-07-14 | Soitec Silicon On Insulator | Procede d'elimination d'une zone peripherique de colle lors de la fabrication d'un substrat composite |
US7122095B2 (en) * | 2003-03-14 | 2006-10-17 | S.O.I.Tec Silicon On Insulator Technologies S.A. | Methods for forming an assembly for transfer of a useful layer |
JP4001341B2 (ja) * | 2003-11-07 | 2007-10-31 | 日本Cmo株式会社 | ボンディング方法およびその装置 |
US7088005B2 (en) * | 2003-12-31 | 2006-08-08 | Intel Corporation | Wafer stacking with anisotropic conductive adhesive |
CN100363787C (zh) * | 2004-07-13 | 2008-01-23 | 鸿富锦精密工业(深圳)有限公司 | 卷材机架和固持架的结合结构 |
US8013454B2 (en) * | 2005-10-05 | 2011-09-06 | Sharp Kabushiki Kaisha | Wiring substrate and display device including the same |
US20090039495A1 (en) * | 2005-10-05 | 2009-02-12 | Sharp Kabushiki Kaisha | Wiring substrate and display device including the same |
DE112008000767T5 (de) * | 2007-04-03 | 2010-04-29 | Panasonic Corporation, Kadoma-shi | Verfahren zum Bestücken von Bauelementen |
KR20130076399A (ko) * | 2011-12-28 | 2013-07-08 | 삼성디스플레이 주식회사 | 디스플레이 장치 |
KR101526278B1 (ko) * | 2012-12-21 | 2015-06-05 | 제일모직주식회사 | 경화 필름과 도전 필름을 포함하는 분리형 이방 도전성 필름 |
US10669454B2 (en) * | 2015-10-29 | 2020-06-02 | Hitachi Chemical Company, Ltd. | Method for manufacturing semiconductor device including heating and pressuring a laminate having an adhesive layer |
KR20210004324A (ko) * | 2019-07-04 | 2021-01-13 | 삼성전자주식회사 | 마이크로 led 디스플레이 모듈 및 이를 제조하는 방법 |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4749120A (en) * | 1986-12-18 | 1988-06-07 | Matsushita Electric Industrial Co., Ltd. | Method of connecting a semiconductor device to a wiring board |
US5502889A (en) * | 1988-06-10 | 1996-04-02 | Sheldahl, Inc. | Method for electrically and mechanically connecting at least two conductive layers |
JP2657429B2 (ja) * | 1990-04-09 | 1997-09-24 | 株式会社ミクロ技術研究所 | 基板の回路実装方法及びその方法に使用する回路基板 |
JPH04296723A (ja) * | 1991-03-26 | 1992-10-21 | Toshiba Corp | 半導体素子の製造方法 |
US5727310A (en) * | 1993-01-08 | 1998-03-17 | Sheldahl, Inc. | Method of manufacturing a multilayer electronic circuit |
JP2830681B2 (ja) * | 1993-03-08 | 1998-12-02 | ソニーケミカル株式会社 | Icチップ実装方法 |
US5428190A (en) * | 1993-07-02 | 1995-06-27 | Sheldahl, Inc. | Rigid-flex board with anisotropic interconnect and method of manufacture |
JP3267071B2 (ja) | 1994-10-05 | 2002-03-18 | 日立電子エンジニアリング株式会社 | Tab−セル圧着装置及び圧着方法 |
JP3261981B2 (ja) * | 1996-06-17 | 2002-03-04 | 松下電器産業株式会社 | バンプ付きワークのボンディング方法およびボンディング構造 |
JP3619624B2 (ja) * | 1996-10-01 | 2005-02-09 | ソニー株式会社 | 回路基板及び表面実装型電子部品の実装方法 |
JPH10206874A (ja) * | 1997-01-21 | 1998-08-07 | Ricoh Co Ltd | ポリマーフィルム液晶パネルの実装構造 |
US6077382A (en) * | 1997-05-09 | 2000-06-20 | Citizen Watch Co., Ltd | Mounting method of semiconductor chip |
JPH1187429A (ja) * | 1997-05-09 | 1999-03-30 | Citizen Watch Co Ltd | 半導体チップの実装方法 |
JPH11154688A (ja) * | 1997-11-20 | 1999-06-08 | Matsushita Electric Ind Co Ltd | 半導体素子のフリップチップ実装方法 |
CN1143373C (zh) * | 1998-07-01 | 2004-03-24 | 精工爱普生株式会社 | 半导体装置及其制造方法、电路基板和电子装置 |
TW570203U (en) * | 1998-08-03 | 2004-01-01 | Rohm Co Ltd | Liquid crystal display element |
JP2000187234A (ja) * | 1998-12-22 | 2000-07-04 | Matsushita Electric Ind Co Ltd | 液晶表示装置 |
JP3405269B2 (ja) * | 1999-04-26 | 2003-05-12 | ソニーケミカル株式会社 | 実装方法 |
-
1999
- 1999-11-04 JP JP31386799A patent/JP3815149B2/ja not_active Expired - Fee Related
-
2000
- 2000-10-24 TW TW089122354A patent/TWI240132B/zh not_active IP Right Cessation
- 2000-10-27 US US09/699,294 patent/US6767763B1/en not_active Expired - Fee Related
- 2000-11-03 CN CNB00132358XA patent/CN1181526C/zh not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
US6767763B1 (en) | 2004-07-27 |
JP3815149B2 (ja) | 2006-08-30 |
JP2001133801A (ja) | 2001-05-18 |
CN1295265A (zh) | 2001-05-16 |
TWI240132B (en) | 2005-09-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1181526C (zh) | 部件安装方法和电光装置的制造方法 | |
US6693384B1 (en) | Interconnect structure for electronic devices | |
US6729888B2 (en) | Connecting structure, electro-optical device, and electronic apparatus | |
US6456353B1 (en) | Display driver integrated circuit module | |
US20050201670A1 (en) | Manufacturing method for manufacturing electro-optical device, connection method for connecting terminals, electro-optical device, and electronic equipment | |
WO2010010743A1 (ja) | 電子回路装置、その製造方法及び表示装置 | |
JP2000002882A (ja) | 液晶表示装置及びその製造方法 | |
US6356333B1 (en) | Conductive adhesive with conductive particles, mounting structure, liquid crystal device and electronic device using the same | |
KR100622170B1 (ko) | 전자 부품의 실장 방법, 전자 부품의 실장 구조, 전자부품 모듈 및 전자 기기 | |
US20030117543A1 (en) | Structure of a display device | |
CN101373751B (zh) | 电子器件及电子设备 | |
KR100420880B1 (ko) | 멀티칩의 실장 구조, 전기 광학 장치 및 전자 기기 | |
US6309902B1 (en) | Method for coating semiconductor element with resin, coating resin, and liquid crystal display device | |
US20130242244A1 (en) | Methods and apparatus for electrically connecting a substrate and electrically conductive glass | |
JP2001230001A (ja) | 接続構造、電気光学装置および電子機器 | |
US20140132895A1 (en) | Liquid crystal display device and production method thereof | |
KR20080020841A (ko) | 표시 패널의 전극 접속 장치 및 그 방법 | |
JP2001131527A (ja) | 導電接着剤、実装構造体、電気光学装置および電子機器 | |
KR100683307B1 (ko) | 두께 편차를 갖는 이방성 도전 필름 | |
JPH0774446A (ja) | プリント配線板の接続構造 | |
JPS60225120A (ja) | 液晶表示装置 | |
JP2005129757A (ja) | 半導体装置の接続方法 | |
JP2006171601A (ja) | 実装構造体、電気光学装置の製造方法および電気光学装置並びに電子機器 | |
JP2000275672A (ja) | 液晶装置、液晶装置の製造方法及び電子機器 | |
JP2000098413A (ja) | 表示装置の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C06 | Publication | ||
PB01 | Publication | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C17 | Cessation of patent right | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20041222 Termination date: 20121103 |