CN108155983A - A kind of method and device of system disturbance offset power consumption fluctuation and introduced - Google Patents
A kind of method and device of system disturbance offset power consumption fluctuation and introduced Download PDFInfo
- Publication number
- CN108155983A CN108155983A CN201611105183.9A CN201611105183A CN108155983A CN 108155983 A CN108155983 A CN 108155983A CN 201611105183 A CN201611105183 A CN 201611105183A CN 108155983 A CN108155983 A CN 108155983A
- Authority
- CN
- China
- Prior art keywords
- power consumption
- main body
- tested main
- load
- phase
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/04—Speed or phase control by synchronisation signals
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L41/00—Arrangements for maintenance, administration or management of data switching networks, e.g. of packet switching networks
- H04L41/14—Network analysis or design
- H04L41/145—Network analysis or design involving simulating, designing, planning or modelling of a network
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L43/00—Arrangements for monitoring or testing data switching networks
- H04L43/08—Monitoring or testing based on specific metrics, e.g. QoS, energy consumption or environmental parameters
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Environmental & Geological Engineering (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Testing Electric Properties And Detecting Electric Faults (AREA)
Abstract
The invention discloses a kind of method and device of system disturbance offset power consumption fluctuation and introduced, it is related to communicating manufacture, device fabrication, the IC such as IC design are designed and using related field, the method includes：The power consumption of the tested main body of improvement performance is needed by detection, obtains the power consumption of the tested main body；According to the power consumption of the tested main body, the corresponding phase adjustment of the power consumption is found out from system load model；Using the phase adjustment, the clock phase of the tested main body is compensated.The embodiment of the present invention is offset it and system is interfered, so as to reduce system disturbance, inhibit noise, and then improved design stability, improve system performance by monitoring, detection and feedback inhibition to dynamic power consumption.
Description
Technical field
The present invention relates to the IC such as communication manufacture, device fabrication, IC design designs and using related field, especially relate to
And a kind of method and device of system disturbance offset power consumption fluctuation and introduced.
Background technology
Increasing with the scale of integrated circuit, level of integrated system is higher and higher, the power consumption carried in unit plate suqare
It is also increasing with heat consumption, in addition to heat dissipation, it is through-flow the problems such as outside, influence of the power source loads variation to system also gradually highlights
Come.
With the RF index error vector width of extension unit Remote Radio Unit, RRU, RRU wireless in communication system
It spends for (Error Vector Magnitude, EVM) performance, error vector (vector including amplitude and phase) is at one
The preferable error free reference signal of given time and the vector difference of actual transmission signal, EVM can weigh the width of modulated signal comprehensively
Spend error and phase error.The index directly affects the critical index such as the throughput of system, channel quality.And influence EVM's
The modulation error, radio-frequency devices quality, phaselocked loop (Phase Locked Loop, PLL) that main path includes modulator generation are made an uproar
Sound, power amplifier (Power Amplifier, PA) distortion effect, thermal noise etc., it is different for different interference sources
Disturbance restraining method.
But the interference that power consumption wave zone comes but seldom is improved or embodied in systems, the reason is that, relative to
Other interference sources, the fluctuation and practical load of power supply have very big relationship, it is not easy to be stripped, and be difficult to propose one effectively
Solution feed back in system.
Invention content
The method and device of system disturbance that a kind of counteracting power consumption fluctuation provided according to embodiments of the present invention introduces, solves
Due to the cancellation problem of system disturbance that power consumption fluctuates and introduces.
The method of system disturbance that a kind of counteracting power consumption fluctuation provided according to embodiments of the present invention introduces, including：
The power consumption of the tested main body of improvement performance is needed by detection, obtains the power consumption of the tested main body；
According to the power consumption of the tested main body, the corresponding phase adjustment of the power consumption is found out from system load model；
Using the phase adjustment, the clock phase of the tested main body is compensated.
Preferably, the power consumption of the tested main body for needing to improve performance by monitoring, obtains the tested main body
Power consumption includes：
By monitoring the load of the tested main body, the detection of the power consumption to the tested main body is realized.
Preferably, before the system disturbance that power consumption fluctuation introduces is offset, step includes the system load model foundation：
The clock phase of power consumption or load, the tested main body to the tested main body is adjusted, and is obtained each solid
Determine power consumption or the optimal phase adjustment of the corresponding performance indicator to be improved that can make the tested main body of load；
Improve performance indicator, phase adjustment using the power consumption or load and its corresponding most preferential treatment, establish the system
System load module.
Preferably, it is described to obtain each fixed power consumption or the corresponding property to be improved that make the tested main body of load
The optimal phase adjustment of energy index includes：
Under conditions of the tested main body is in a certain fixed power consumption or load, continue equivalent adjustment clock phase, directly
To the tested main body performance indicator to be improved it is optimal, described in record when improvement performance indicator it is optimal when power consumption or load,
The performance indicator to be improved, phase adjustment.
Preferably, the utilization phase adjustment, the clock phase of the tested main body is compensated including：
According to the phase adjustment found out from system load model, corresponding compensation phase is generated, and described in utilization
Phase is compensated, compensates the clock phase of the tested main body.
The storage medium provided according to embodiments of the present invention, what storage was used to implement that the fluctuation of above-mentioned counteracting power consumption introduces is
The program for the method disturbed of uniting.
The device of system disturbance that a kind of counteracting power consumption fluctuation provided according to embodiments of the present invention introduces, including：
Monitoring module for passing through the power consumption that monitoring needs the tested main body of improvement performance, obtains the tested main body
Power consumption；
Searching module for the power consumption according to the tested main body, the power consumption is found out from system load model and is corresponded to
Phase adjustment；
Compensating module for utilizing the phase adjustment, compensates the clock phase of the tested main body.
Preferably, the monitoring module realizes the work(to the tested main body by monitoring the load of the tested main body
The detection of consumption.
Preferably, it further includes：
Model building module, for offset power consumption fluctuation introduce system disturbance before, to the work(of the tested main body
Consumption or load, the clock phase of the tested main body are adjusted, and obtaining each fixed power consumption or load corresponding can make institute
It states the optimal phase adjustment of the performance indicator to be improved of tested main body, and utilizes the power consumption or load and its corresponding optimal
Performance indicator to be improved, phase adjustment, establish the system load model.
Preferably, the model building module the tested main body be in a certain fixed power consumption or load under conditions of,
Continue equivalent adjustment clock phase, until the performance indicator to be improved of the tested main body is optimal, performance to be improved described in record
Power consumption or load when index is optimal, the performance indicator to be improved, phase adjustment.
Preferably, the compensating module is according to the phase adjustment found out from system load model, and generation is accordingly
Phase is compensated, and utilizes the compensation phase, compensates the clock phase of the tested main body.
Technical solution provided in an embodiment of the present invention has the advantages that：
The embodiment of the present invention is offset it and system is interfered by monitoring, detection and feedback inhibition to dynamic power consumption,
So as to reduce system disturbance, inhibit noise, and then improve design stability, improve system performance.
Description of the drawings
Fig. 1 is the method block diagram of system disturbance that counteracting power consumption fluctuation provided in an embodiment of the present invention introduces；
Fig. 2 is the device block diagram of system disturbance that counteracting power consumption fluctuation provided in an embodiment of the present invention introduces；
The rise time variation of key signal when Fig. 3 is certain integrated chip power consumption load variation provided in an embodiment of the present invention
Figure；
Fig. 4 is the realization schematic diagram of load disturbance canceller provided in an embodiment of the present invention；
Fig. 5 is certain time division duplex (Time Division Duplexing, TDD) transmitting-receiving letter provided in an embodiment of the present invention
The Interference Cancellation schematic diagram of machine.
Specific embodiment
Below in conjunction with attached drawing to a preferred embodiment of the present invention will be described in detail, it should be understood that described below is excellent
Embodiment is selected to be merely to illustrate and explain the present invention, is not intended to limit the present invention.
Fig. 1 is the method block diagram of system disturbance that counteracting power consumption fluctuation provided in an embodiment of the present invention introduces, such as Fig. 1 institutes
Show, step includes：
Step S101：The power consumption of the tested main body of improvement performance is needed by detection, obtains the power consumption of the tested main body.
Wherein it is possible to detect the power consumption of tested main body, the load of tested main body can also be equivalent under partial picture, therefore
Can the detection of the power consumption to the tested main body be realized by the load of the tested main body of monitoring.
Step S102：According to the power consumption of the tested main body, the corresponding phase of the power consumption is found out from system load model
Position adjustment amount.
Wherein, system load model is needed before step S101, i.e., system load model foundation is offsetting power consumption fluctuation
Before the system disturbance of introducing, the step of establishing system load model, includes：By the power consumption to the tested main body or load,
The clock phase of the tested main body is adjusted, and obtaining each fixed power consumption or load corresponding can make the tested main body
The optimal phase adjustment of performance indicator to be improved, and improve performance using the power consumption or load and its corresponding most preferential treatment
Index, phase adjustment establish the system load model.
Under conditions of the tested main body is in a certain fixed power consumption or load, continue equivalent adjustment clock phase, directly
To the tested main body performance indicator to be improved it is optimal, described in record when improvement performance indicator it is optimal when power consumption or load,
The performance indicator to be improved, phase adjustment.
Step S103：Using the phase adjustment, the clock phase of the tested main body is compensated.
Step 103 includes：According to the phase adjustment found out from system load model, corresponding compensation phase is generated
Position, and the compensation phase is utilized, compensate the clock phase of the tested main body.It for example, can be by adjusting voltage controlled oscillator
Input voltage, make voltage controlled oscillator output needed for compensation phase.
It will appreciated by the skilled person that all or part of the steps of the method in the foregoing embodiments are can be with
Relevant hardware is instructed to complete by program, the program can be stored in computer read/write memory medium, should
Program when being executed, including step S101 to step S103.Wherein, the storage medium can be ROM/RAM, magnetic disc, light
Disk etc..
Fig. 2 is the device block diagram of system disturbance that counteracting power consumption fluctuation provided in an embodiment of the present invention introduces, such as Fig. 2 institutes
Show, including：
Monitoring module for passing through the power consumption that monitoring needs the tested main body of improvement performance, obtains the tested main body
Power consumption.Specifically, monitoring module can detect the power consumption of tested main body, the tested main body of monitoring can also be passed through under partial picture
Load, realize to be tested main body power consumption detection.
Searching module for the power consumption according to the tested main body, the power consumption is found out from system load model and is corresponded to
Phase adjustment.
Compensating module for utilizing the phase adjustment, compensates the clock phase of the tested main body.Specifically
Say that compensating module generates corresponding compensation phase, and utilize according to the phase adjustment found out from system load model in ground
The compensation phase compensates the clock phase of the tested main body.
Further, the system load model can be established before the system disturbance for offsetting power consumption fluctuation introducing.Cause
This, the device of the present embodiment further comprises：
Model building module, for the power consumption to the tested main body or load, the tested main body clock phase into
Row adjustment obtains each fixed power consumption or the optimal phase of the corresponding performance indicator to be improved that can make the tested main body of load
Position adjustment amount, and improve performance indicator, phase adjustment using the power consumption or load and its corresponding most give preferential treatment to, described in foundation
System load model.Specifically, by taking the tested main body is in a certain fixed power consumption or load as an example, when continuing equivalent adjustment
Clock phase, until the tested main body performance indicator to be improved it is optimal, described in record when improvement performance indicator it is optimal when work(
Consumption or load, the performance indicator to be improved, phase adjustment.
The embodiment of the present invention can reduce power consumption and load variation brings system interference, and using clock as medium, will improve
As a result it brings system into, achievees the purpose that effective lifting system performance inhibits interference.
By taking transistor as an example, the variation of bias voltage is tied, when the characterization brought is its breakdown time or storage
Between wait the response times have different, by taking ideal situation as an example, if voltage stabilization is in a constant pressure, these times
Distribution will appear as Gaussian Profile, influences the thermal noise behavior of mainly hole or electronics, is integrally superimposed in system, is in
It is now a stable response time.So when voltage changes to another stationary value from a value, the response time can phase
It should change, is i.e. a response error is introduced in two moment, this error is persistently superimposed, system may be impacted, and then
Influence system performance.
The embodiment of the present invention is mainly by system power dissipation, being equivalent to the monitoring of system load, extraction under partial picture
Go out the pressure value variable quantity of opposite last moment, according to the system power dissipation curve model (a kind of system load module) extracted in advance,
Corresponding compensation rate (i.e. phase adjustment) is searched, is medium by the clock path of system, counter will mend the response error, and then
Achieve the purpose that compensation system performance.That is, after obtaining system power dissipation, the system is found from system power dissipation curve model
The corresponding phase adjustment of power consumption of uniting, and utilize the phase adjustment compensation system clock phase.
Key signal when Fig. 3 is certain integrated device (such as integrated chip) power consumption load variation provided in an embodiment of the present invention
Rise time variation diagram, as shown in figure 3, under kernel load (power consumption) situation of change of the integrated device, the sound of output signal
Time diagram is answered to can be seen that because load becomes larger, the electric current of source of stable pressure output can accordingly increase, the pressure drop that power source path is brought
It can increase, its core voltage is caused to reduce, the reduction of core voltage, the time-to-climb point for causing system core signal is stagnant
Afterwards, the noise introducing that system is exactly increased relative to ideal situation is showed, so as to influence system performance.
Fig. 4 is the realization schematic diagram of load disturbance canceller provided in an embodiment of the present invention, as shown in figure 4, at least wrapping
It includes and treats improvement system (i.e. system module), consumption detection and quantization modules, system load model module, the quantitative module of adjustment, adjusts
Whole execution module, system clock source module complete to include the monitoring to power consumption, quantify, bring power consumption model curve into, calculate adjustment
Measure, bring into the main process of system.Wherein, system module is equivalent to the tested main body of Fig. 3 embodiments；Consumption detection and quantization mould
Block can realize the function of the monitoring module of Fig. 3 embodiments；There is the system load of Fig. 3 embodiments in system load model module
Model can realize the function of the searching module of Fig. 3 embodiments；The quantitative module of adjustment, adjustment execution module, system clock source mould
Block can realize the function of the compensating module of Fig. 3 embodiments；When establishing system load model, mutually assisted by above-mentioned each module
Make, realize the function of the model building module of Fig. 3 embodiments.
System module refers to main body to be improved, such as certain integrated chip, certain system complete machine etc., needs to carry out performance to it
It is promoted, improves the tested and optimization main body of its performance.
Consumption detection and quantization modules need to complete the process to consumption detection and quantization, and consumption detection main body is waits to change
The monitoring of the power consumption of philanthropist's body or its load, and complete quantization conversion.Wherein, the monitoring of consumption detection and quantization modules and turn
Throw-over rate will determine the compensation performance and response speed for improving device (offsetting the device of system disturbance that power consumption fluctuation introduces)
Degree, the precision of quantization is by the compensation precision and rejection of determination device.
System load model module, the model foundation of system load depend on the type of system and need to change when establishing model
Kind performance is the modeling to system before device operation.By taking EVM as an example, needed when establishing the model of the system load following
Several parts：System is in itself, clock inputs, power consumption inputs, EVM performance monitorings.By adjusting the power consumption of system module, by power consumption
And loading condition, EVM behavior patterns record, and the phase of clock source system is adjusted, the best EVM performances of Step wise approximation record it
Adjustment phase place value establishes process so as to complete load module.That is, system load model is established before device operation,
During establishing system load model, by the power consumption of system module for certain value, by constantly adjusting clock phase, to make EVM
Then minimum records power consumption, EVM, phase adjustment at this time, changes the power consumption of system module, and repeats the above steps, again
Corresponding power consumption, EVM, phase adjustment are recorded, is finally completed the foundation of system load model.
The quantitative module of adjustment, mainly provides input for adjustment execution module, realizes and adjust mutual of execution module
Match, the matching that the clock source phase and the amount to be adjusted of system load model output adjusted to needs completes adjustment amount is exported to tune
Whole execution module.The module can carry out stochastic filtering or low-pass filtering to the amount to be adjusted that system load model exports simultaneously
Etc. functions, with Matching Model adjust efficiency, the possibility that reduction system is excessively adjusted.
Execution module is adjusted, the voltage-controlled quantitative adjusting of clock source system, executive device tune are converted to specified adjustment amount
Whole compensating movement.
System clock source module is the reference clock path of system, is performed for adjustment and provide medium, with the tune of finishing device
Whole and compensation function.
That is, power consumption of the system load model module according to system module, defeated by the corresponding phase adjustment of power consumption
Go out and give adjustment quantitative module, adjust quantitative module and the processing such as be filtered to the phase adjustment, and be converted into adjustment and hold
The instruction that row module can perform is sent to adjustment execution module, and the phase adjustment provided by adjustment execution module according to instruction
The corresponding compensation phase of amount output, compensation system clock phase.
The specific implementation step of described device is as follows：
Step 1：Power consumption or adjustment of load, synchronous recording system performance indicator to be improved are carried out to system.
Step 2：Continue equivalent adjustment system clock phase, synchronous recording system performance indicator to be improved.
Step 3：Change adjustment system clock phase residual quantity, observational record system performance index, and select it is optimal or
Index can be received.
Step 4：Change power consumption or load capacity, repeat step 1 to step 3, complete entire power consumption, performance (i.e. treat by system
Improve performance indicator) and clock adjustment amount (i.e. phase adjustment or clock phase adjustment amount) two-dimensional table, the system of foundation bears
Carry adjustment model (i.e. system load model).
That is, above-mentioned steps 1 are used to establish system load model to step 4, it is first during establishing system load model
It first fixes system power dissipation or load, system clock phase is adjusted by lasting equivalent, makes system performance indicator to be improved continuous
Optimization records corresponding system performance indicator to be improved and phase adjustment under the system power dissipation or load；Then system is adjusted
Power consumption or load, and pass through and repeat the above steps, it obtains corresponding system performance to be improved under different system power consumption or load and refers to
Mark and phase adjustment, final establish are comprising system power dissipation or load, system performance indicator to be improved and phase adjustment
System load module.
Step 5：It is treated and changed using converting units such as analog-digital converters (Analog-to-Digital Converter, ADC)
The power consumption of kind system is monitored and quantifies.
Step 6：System load is supplied to adjust model quantized result, completes to search and export quantitative adjusting amount (i.e. phase
Position adjustment amount).
Step 7：Quantitative result (i.e. phase adjustment) is converted to the executable instruction of adjustment execution module.
Step 8：Input adjustment amount is completed to perform, achievees the purpose that regulator control system clock source.
Step 9：It continuously carries out step 5 and completes system real-time tracking and verification to step 8, so far complete power consumption and load becomes
Change the system disturbance cancel function introduced.
That is, above-mentioned steps 5 because of system power dissipation and load the system disturbance for changing and introducing to step 9 for counteracting,
It utilizes the system load model that step 1 to step 4 is established, and finds the corresponding phase adjustment of current system power consumption, and utilize
The phase adjustment, compensates system clock phase.
Fig. 5 is the Interference Cancellation schematic diagram of certain TDD transceiver provided in an embodiment of the present invention, as shown in figure 5, base band provides
Source pond uses high accuracy real-time clock, and as the clock source of whole system, each subsystem clock is using it as reference.The clock source passes through
Base-Band Processing pond is transmitted to by optical fiber on wireless extension unit, and wireless extension unit passes through high-frequency clock data recovery unit
Recover clock, and be supplied to intermediate frequency and field programmable gate array (Field Programmable Gate Array,
FPGA the phaselocked loop of power supply) is handled, and then clock reference is provided and gives transceiver this plate clock network, this plate clock network passes through
Clock is distributed, and is supplied to the transmitting local clocks device such as link and local oscillator, ensures each modules at different levels under same clock reference
Processing, and then ensure system synchronization.
For TDD transceivers, transmitting-receiving time-shared fashion is operated in, by taking intermediate frequency and FPGA processing downlinks as an example,
In the case of transmission time slot, in operating at full capacity, in the case where receiving timeslot case, it is in near-zero load operation.This
In the case of, power consumption will be superimposed with the TDD periods into a cycle amount to system, because of power consumption and the influence of power-supply wiring pressure drop, this week
Phase noise brings this grade of clock network into, and then noise passes through this grade by the PLL being added in intermediate frequency and FPGA processing modules
Clock network enters entire transceiver system, contaminated system performance.
The way of the embodiment of the present invention is the periodic perturbation that feedback compensation period power consumption is brought, and then is compensated to the defeated of PLL
On going out, the disturbance that this power consumption is brought is offset.Specific practice is：It is examined by quantization detection module (i.e. consumption detection and quantization modules)
The output of power supply supplying module is surveyed, the general variation size using ADC detection supply voltages can also be supplied by detecting power supply
The variation size of electric current, when an increment variation occurs for power consumption, for example the power consumption of transmitting-receiving time slot is poor, then provides a phase tune
Whole amount, and then compensate onto the output phase of PLL, to offset the clock phase difference output brought by power consumption, so as to improve system
Clock performance, and then improve system performance.
The compensation rate (i.e. phase adjustment) of the embodiment of the present invention is power consumption and variation range, the violent journey according to system
The pre-buried value table that degree, response time etc. measure in advance, during equipment is run, by turning to power consumption inversion quantity or power consumption
The monitoring situation of change amount variation, transfers corresponding offset (i.e. phase adjustment) and system clock phase is compensated.
The embodiment of the present invention can be applied in single-chip either integrated system and can effectively offset because of power consumption or bear
The system disturbance that variation introduces is carried, there is Interference Cancellation.
In conclusion the embodiment of the present invention has following technique effect：
The system interference that the present invention can come power consumption or system load wave zone is offset, and will improve result band
Enter system, with effective lifting system performance, inhibit fluctuation of load noise.
Although the present invention is described in detail above, but the invention is not restricted to this, those skilled in the art of the present technique
It can be carry out various modifications with principle according to the present invention.Therefore, all modifications made according to the principle of the invention, all should be understood to
Fall into protection scope of the present invention.
Claims (10)
1. a kind of method of system disturbance offset power consumption fluctuation and introduced, including：
The power consumption of the tested main body of improvement performance is needed by detection, obtains the power consumption of the tested main body；
According to the power consumption of the tested main body, the corresponding phase adjustment of the power consumption is found out from system load model；
Using the phase adjustment, the clock phase of the tested main body is compensated.
2. according to the method described in claim 1, the power consumption of the tested main body for needing to improve performance by monitoring, obtains
The power consumption of the tested main body includes：
By monitoring the load of the tested main body, the detection of the power consumption to the tested main body is realized.
3. according to the method described in claim 2, the system load model foundation is disturbed in the system for offsetting power consumption fluctuation introducing
Before dynamic, step includes：
The clock phase of power consumption or load, the tested main body to the tested main body is adjusted, and obtains each fixed work(
It consumes or loads the optimal phase adjustment of the corresponding performance indicator to be improved that can make the tested main body；
Improve performance indicator, phase adjustment using the power consumption or load and its corresponding most preferential treatment, establish the system and bear
Carry model.
4. obtain each fixed power consumption or load is corresponding can make the quilt according to the method described in claim 3, described
The phase adjustment that the performance indicator to be improved of survey main body is optimal includes：
Under conditions of the tested main body is in a certain fixed power consumption or load, continue equivalent adjustment clock phase, until institute
The performance indicator to be improved for stating tested main body is optimal, described in record wait improve performance indicator it is optimal when power consumption or load, described
Performance indicator to be improved, phase adjustment.
5. according to the method described in claim 1, the utilization phase adjustment, to the clock phase of the tested main body
Position compensate including：
According to the phase adjustment found out from system load model, corresponding compensation phase is generated, and utilize the compensation
Phase compensates the clock phase of the tested main body.
6. a kind of device of system disturbance offset power consumption fluctuation and introduced, including：
Monitoring module for passing through the power consumption that monitoring needs the tested main body of improvement performance, obtains the power consumption of the tested main body；
Searching module for the power consumption according to the tested main body, finds out the corresponding phase of the power consumption from system load model
Position adjustment amount；
Compensating module for utilizing the phase adjustment, compensates the clock phase of the tested main body.
7. device according to claim 6, the monitoring module is realized by monitoring the load of the tested main body to institute
State the detection of the power consumption of tested main body.
8. device according to claim 7, further includes：
Model building module, for before the system disturbance that power consumption fluctuation introduces is offset, power consumption to the tested main body or
Load, the tested main body clock phase be adjusted, obtaining each fixed power consumption or load corresponding can make the quilt
The optimal phase adjustment of the performance indicator to be improved of main body is surveyed, and is changed using the power consumption or load and its corresponding most preferential treatment
Kind performance indicator, phase adjustment, establish the system load model.
9. device according to claim 8, the model building module is in a certain fixed power consumption in the tested main body
Or under conditions of load, continue equivalent adjustment clock phase, until the performance indicator to be improved of the tested main body is optimal, record
It is described wait improve performance indicator it is optimal when power consumption or load, the performance indicator to be improved, phase adjustment.
10. device according to claim 6, the compensating module is according to the phase tune found out from system load model
Whole amount generates corresponding compensation phase, and utilizes the compensation phase, compensates the clock phase of the tested main body.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201611105183.9A CN108155983B (en) | 2016-12-05 | 2016-12-05 | Method and device for counteracting system disturbance introduced by power consumption fluctuation |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201611105183.9A CN108155983B (en) | 2016-12-05 | 2016-12-05 | Method and device for counteracting system disturbance introduced by power consumption fluctuation |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN108155983A true CN108155983A (en) | 2018-06-12 |
| CN108155983B CN108155983B (en) | 2021-12-24 |
Family
ID=62471020
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201611105183.9A Active CN108155983B (en) | 2016-12-05 | 2016-12-05 | Method and device for counteracting system disturbance introduced by power consumption fluctuation |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN108155983B (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110518582A (en) * | 2019-08-20 | 2019-11-29 | 普联技术有限公司 | Power supply system and its control method |
| CN110571783A (en) * | 2019-08-20 | 2019-12-13 | 普联技术有限公司 | Power receiving apparatus, control method thereof, and power receiving system |
Citations (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20070096783A1 (en) * | 2005-10-27 | 2007-05-03 | Agere Systems Inc. | Timing circuits with improved power supply jitter isolation technical background |
| CN101917190A (en) * | 2004-05-17 | 2010-12-15 | 三菱电机株式会社 | Phase-locked loop (PLL) circuit and phase synchronization method and action-analysing method |
| US20110248752A1 (en) * | 2010-04-09 | 2011-10-13 | Micron Technology, Inc. | Clock signal generators having a reduced power feedback clock path and methods for generating clocks |
| CN111903219B (en) * | 2008-12-01 | 2012-05-16 | 中国电子科技集团公司第五十四研究所 | Method for processing high-precision clock compensation circuit |
| CN102624382A (en) * | 2012-03-29 | 2012-08-01 | 广州市广晟微电子有限公司 | Clock synchronization method, device and radio frequency chip circuit with same device |
| CN102761319A (en) * | 2012-04-27 | 2012-10-31 | 北京时代民芯科技有限公司 | Clock circuit capable of realizing stable duty ratio and phase calibration |
| WO2013130042A1 (en) * | 2012-02-28 | 2013-09-06 | Intel Corporation | Dynamic optimization of carrier recovery performance for communications systems |
| CN103780252A (en) * | 2012-10-22 | 2014-05-07 | 联发科技股份有限公司 | Clock generating apparatus, method for clock generating apparatus, and fractional frequency divider |
| CN103905179A (en) * | 2014-04-11 | 2014-07-02 | 北京理工大学 | Method and device for dynamically adjusting phase of electric trigger clock |
| CN104682956A (en) * | 2015-01-26 | 2015-06-03 | 电子科技大学 | Phase-locked loop with correction and correction method thereof |
| US9240761B1 (en) * | 2014-03-07 | 2016-01-19 | Rockwell Collins, Inc. | Power amplifier calibration systems and methods |
| CN105335974A (en) * | 2015-10-20 | 2016-02-17 | 海能达通信股份有限公司 | Phase calibration method, apparatus and equipment |
| CN105393461A (en) * | 2014-06-26 | 2016-03-09 | 华为技术有限公司 | Wireless communication method and system, and full-duplex wireless transceiver |
| CN105703767A (en) * | 2016-01-13 | 2016-06-22 | 中国科学技术大学先进技术研究院 | High-energy-efficiency low-jitter single loop clock data recovery circuit |
| CN205665611U (en) * | 2016-05-09 | 2016-10-26 | 成都欧飞凌通讯技术有限公司 | Loading point supplies electric chip's power supply system |
-
2016
- 2016-12-05 CN CN201611105183.9A patent/CN108155983B/en active Active
Patent Citations (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101917190A (en) * | 2004-05-17 | 2010-12-15 | 三菱电机株式会社 | Phase-locked loop (PLL) circuit and phase synchronization method and action-analysing method |
| US20070096783A1 (en) * | 2005-10-27 | 2007-05-03 | Agere Systems Inc. | Timing circuits with improved power supply jitter isolation technical background |
| CN111903219B (en) * | 2008-12-01 | 2012-05-16 | 中国电子科技集团公司第五十四研究所 | Method for processing high-precision clock compensation circuit |
| US20110248752A1 (en) * | 2010-04-09 | 2011-10-13 | Micron Technology, Inc. | Clock signal generators having a reduced power feedback clock path and methods for generating clocks |
| WO2013130042A1 (en) * | 2012-02-28 | 2013-09-06 | Intel Corporation | Dynamic optimization of carrier recovery performance for communications systems |
| CN102624382A (en) * | 2012-03-29 | 2012-08-01 | 广州市广晟微电子有限公司 | Clock synchronization method, device and radio frequency chip circuit with same device |
| CN102761319A (en) * | 2012-04-27 | 2012-10-31 | 北京时代民芯科技有限公司 | Clock circuit capable of realizing stable duty ratio and phase calibration |
| CN103780252A (en) * | 2012-10-22 | 2014-05-07 | 联发科技股份有限公司 | Clock generating apparatus, method for clock generating apparatus, and fractional frequency divider |
| US9240761B1 (en) * | 2014-03-07 | 2016-01-19 | Rockwell Collins, Inc. | Power amplifier calibration systems and methods |
| CN103905179A (en) * | 2014-04-11 | 2014-07-02 | 北京理工大学 | Method and device for dynamically adjusting phase of electric trigger clock |
| CN105393461A (en) * | 2014-06-26 | 2016-03-09 | 华为技术有限公司 | Wireless communication method and system, and full-duplex wireless transceiver |
| CN104682956A (en) * | 2015-01-26 | 2015-06-03 | 电子科技大学 | Phase-locked loop with correction and correction method thereof |
| CN105335974A (en) * | 2015-10-20 | 2016-02-17 | 海能达通信股份有限公司 | Phase calibration method, apparatus and equipment |
| CN105703767A (en) * | 2016-01-13 | 2016-06-22 | 中国科学技术大学先进技术研究院 | High-energy-efficiency low-jitter single loop clock data recovery circuit |
| CN205665611U (en) * | 2016-05-09 | 2016-10-26 | 成都欧飞凌通讯技术有限公司 | Loading point supplies electric chip's power supply system |
Non-Patent Citations (2)
| Title |
|---|
| 向坤: "射频拉远***中的时钟同步技术", 《天津大学学报(自然科学与工程技术版)》 * |
| 罗钢等: "超大规模集成电路的时钟偏斜及其补偿技术", 《制造业自动化》 * |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110518582A (en) * | 2019-08-20 | 2019-11-29 | 普联技术有限公司 | Power supply system and its control method |
| CN110571783A (en) * | 2019-08-20 | 2019-12-13 | 普联技术有限公司 | Power receiving apparatus, control method thereof, and power receiving system |
| CN110571783B (en) * | 2019-08-20 | 2021-06-04 | 普联技术有限公司 | Power receiving apparatus, control method thereof, and power receiving system |
| CN110518582B (en) * | 2019-08-20 | 2021-06-04 | 普联技术有限公司 | Power supply system and control method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN108155983B (en) | 2021-12-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101091316B (en) | Method and device for Vco center frequency tuning and limiting gain variation | |
| US9825490B2 (en) | Power transmission device, power transmission method, power reception device, power reception method, and power transmission system | |
| US10756881B2 (en) | Method and system for operating a communications device that communicates via inductive coupling | |
| CN104055516B (en) | A kind of multi-channel radio frequency whistle control system | |
| US20190074914A1 (en) | System to calibrate phase using system information | |
| EP3531563B1 (en) | Antenna tuning device | |
| US9577771B1 (en) | Radio frequency time skew calibration systems and methods | |
| CN102017418A (en) | System and method of controlling power consumption in a digital phase locked loop (DPLL) | |
| CN107547113A (en) | Aerial coil Tuning mechanism | |
| US9887760B1 (en) | Amplitude and phase calibration at a receiver chip in an antenna array | |
| CN108155983A (en) | A kind of method and device of system disturbance offset power consumption fluctuation and introduced | |
| CN103795410A (en) | Broadband frequency agility frequency source based on double phase-locked loops | |
| US8098103B2 (en) | PLL disturbance cancellation | |
| US20160182097A1 (en) | Systems and Methods for Transmitter Receive Band Noise Calibration for Envelope Tracking and Other Wireless Systems | |
| CN104115425B (en) | Crosstalk reduces technology | |
| US9762275B2 (en) | Super-regenerative receiving method and super-regenerative receiver (SRR) circuit with high frequency selectivity | |
| CN108076448B (en) | Method and system for Automatic Power Control (APC) in a communication device | |
| US7501865B1 (en) | Methods and systems for a digital frequency locked loop for multi-frequency clocking of a multi-core processor | |
| KR100941110B1 (en) | Apparatus and method for compensating inductance in inductive coupling communications | |
| US20180091241A1 (en) | Transmitter performance calibration systems and methods | |
| US20110124304A1 (en) | Transmission apparatus and adjustment value measurement method | |
| KR102644945B1 (en) | Method and device to supply clock frequency | |
| US20080240266A1 (en) | Arrangements for monitoring and controlling a transmission path | |
| CN103686981B (en) | It is treat or lead to mobile terminal and its frequency offset regulation method more more | |
| EP3244541B1 (en) | Transmitter efficiency optimization |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |