CN103049363A - Verification method of NAND (neither agree not disagree) Flash controller - Google Patents
Verification method of NAND (neither agree not disagree) Flash controller Download PDFInfo
- Publication number
- CN103049363A CN103049363A CN2013100393538A CN201310039353A CN103049363A CN 103049363 A CN103049363 A CN 103049363A CN 2013100393538 A CN2013100393538 A CN 2013100393538A CN 201310039353 A CN201310039353 A CN 201310039353A CN 103049363 A CN103049363 A CN 103049363A
- Authority
- CN
- China
- Prior art keywords
- command
- nand flash
- nfc
- weight
- verification method
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
- Management, Administration, Business Operations System, And Electronic Commerce (AREA)
Abstract
The invention discloses a verification method of an NAND (neither agree not disagree) Flash controller. The verification method of the NAND Flash controller comprises the following steps of: creating a command weight file according to an NAND Flash operation command weight, and analyzing the command weight file so as to form a command queue; randomizing a command sequence based on the command queue and the weight; overloading the randomized command sequence by utilizing a factory pattern so as to form a direct test sequence and a random test sequence; and matching with the added test command of the current NAND Flash model, adding a novel command into a command weight file, and matching with the weight the command distribution of which is not zero, or adding the novel test command into the command queue after analyzing the command weight file. According to the invention, the establishing difficulty of a verification platform can be lowered.
Description
Technical field
The present invention relates to a kind of NAND Flash Controller(and non-flash controller, verification method NFC).
Background technology
NAND Flash(and not quick flash memory) advantage such as to have a memory cell area little, and program speed is fast, and the erasing time is short is the popular storage medium of present industry.When processor will be accessed data among the NAND Flash, must send instruction by NFC and just can finish.Therefore, NFC is in digital SoC(System on Chip, system level chip/SOC (system on a chip)) consisted of irreplaceable bridge in chip inner treater and the chip outside NAND Flash information communication in the chip architecture.
Along with NAND Flash is more and more in vogue, NANF Flash flash chip model in the market is more and more, and the difference of various chip chambers is also increasing.The NAND Flash interface protocol of current main-stream mainly contains two kinds of ONFI and Toggle, and because the difference of Flash manufacturer, the NAND Flash chip of producing also has some little differences.
Although traditional verification method keeps the technology innovation paces to adapt to the increase of chip design size and complexity as possible in the chip checking, but checking faces huge adjustment in the face of day by day complicated SoC and reusable IP modular design, verification method does not catch up with the speed of development of NFC far away.
Therefore, when building the NFC verification platform, to consider that on the one hand verification platform can compatible two kinds of main flow Flash interface protocols, and consider the development of following agreement, also to consider on the other hand the NAND Flash model(and not quick flash memory model that how bring in the face of manufacturer's difference) different, this just has higher requirement with regard to very complicated NFC verification platform to own.NAND Flash controller has designed a kind of command description symbol in some implementations, and for the treatment of the difference between the various chips, it is very complicated that this causes also that the checking of controller becomes.
The NFC checking is faced with the SoC complexity and IP verifies the pressure that complexity continues to increase, there is huge wide gap between the ability that designed capacity and checking provide, investigation shows has half approximately to SoC project failure after the flow first time of 2/3rds, and functional defect is main cause wherein.
When facing the problem of checking coverage rate, the difficulty of at first building with verification platform such as predicting all possible boundary condition (corner cases), and is found design mid-deep strata time design defect, when these problems are found, revise often difficulty relatively of verification platform.
Summary of the invention
Therefore, the object of the invention is to, a kind of verification method of reusable Nand Flash controller is provided, reduce the difficulty of building of verification platform.
The present invention is by the following technical solutions:
A kind of verification method of NAND Flash controller create order weight file according to NAND Flash operational order weight, thereby this verification method may further comprise the steps:
1) reads described order weight file, resolve this order weight file, form command queue;
2) based on command queue and weight, go out at random command sequence;
3) use factory mode will be at random to described command sequence carry out heavy duty, generate direct cycle tests and random test sequence;
4) according to the direct cycle tests and the indirectly testing sequence that generate NFC is tested; And
5) collecting the test result match comparison module estimates;
The test command that wherein mating current NAND Flash model increases adds new order and mates the non-vanishing weight of this call allocation in described order weight file, perhaps behind resolve command weight file new test command is added described command queue.
As can be seen from the above technical solutions, describe verification platform according to the verification method employing order weight file of NAND Flash controller of the present invention and mate in other words the needed operational order with NFC to be measured, verification platform reading order weight file, have directly perceived, ease for operation, improved the efficient of test.Produce at random the NFC sequence of operation by described order weight file, can fully verify the various operations of NFC, improve the function coverage of checking.Mate NFC to be measured, for the test command that increases newly, only needs modification order weight file just can be realized the covering to this order, has further improved verification efficiency.In addition, coupling factory (factory) mechanism further realizes the reusable and extensibility of verification platform to the heavy duty of the cycle tests of generation.
The verification method of above-mentioned NAND Flash controller, the test command that increases all comes from base class Seq_nfc, and accordingly, base class Seq_nfc is reserved with subclass and carries out interface, thereby, according to current NFC to be measured, described base class Seq_nfc is inherited expansion.
The verification method of above-mentioned NAND Flash controller for the test command that increases, is write out direct cycle tests by the pseudo-assembly instruction, and then verifies the correctness of this direct cycle tests in the verification environment;
Subclass in that coupling checking correct described cycle tests expansion in the basis of base class Seq_nfc makes new advances realizes this cycle tests;
Give non-vanishing weight corresponding test command again and write described order weight file.
The verification method of above-mentioned NAND Flash controller, described order weight file is classified according to different NAND Flash operational order types, and weight is divided in sorted order take sequence as unit.
The verification method of above-mentioned NAND Flash controller, direct cycle tests and indirectly testing serial interfaces that the golden model in the verification environment and driving class produce by data transmission class and step 3).
The verification method of above-mentioned NAND Flash controller needs to enable house dog in test process.
The verification method of above-mentioned NAND Flash controller contains environmental classes and the instruction of configuration class in described order weight file.
The present invention will be further described below in conjunction with Figure of description, makes those skilled in the art more clearly understand the present invention.
Description of drawings
Fig. 1 is a kind of overall architecture synoptic diagram of reusable NAND FLASH controller verification platform.
Fig. 2 is for producing at random the process flow diagram of the NFC sequence of operation.
Embodiment
Can fully test various Nand Flash models and various command thereof in order to guarantee the NFC verification platform, mode by the direct reading order weight of test platform file, effectively control random test sequence directly perceived, in further using, each submodule of verification platform should have very strong independence, can realize the high coverage rate of verification platform, high reusability and extendability.
Should know that weight is a relative concept, be for a certain index.The weight of a certain index refers to the relative significance level of this index in the overall evaluation.As: student's end of term general comment is to student's usual performance, the interim achievement of examining, the comprehensive evaluation of final exams achievement, but the proportion of these three the shared end of term general comment of achievement achievements is different.If usual performance accounts for 30%, the interim achievement of examining accounts for 30%, and the final exams achievement accounts for 40%, so the interim achievement * 0.3+ final exams achievement * 0.4 that examines of end of term general comment=usual performance * 0.3+.What can contrast in following content provides order weight file.
Framework as shown in Figure 1 is expressed as a kind of verification platform of reusable NAND FLASH controller, comprises with lower module:
1) Flash command sequence (Flash_cmdseq) module: be used for realizing that verification platform directly reads external command weight file (Flash_cmd.weight), SV(System Verilog, being called for short the SV language, is the language of hardware design and checking) further resolve again each command sequence.
Because the operation of Flash is very complicated, have a lot of restrictions (Flash concrete operations standard can be with reference to the onfi agreement, and the datasheet data form of some Flash).The operational order of the command description of Nand Flash controller symbol and Flash is combined into the control sequence of controller, and Nand Flash controller is by these control sequences of decoding, and finishes the read-write of Nand Flash such as is wiped at the various operations.
The mentioned order sequence is different according to type, and the probability that occurs in operation also is different.And the Nand Flash control sequence of test all-purpose is wanted in the operation of these sequence inside on the one hand, will increase according to the requirement of Software for Design some new command sequences of test on the other hand, thereby require verification platform to have flexibly sequence extension ability.
Therefore ordering the weight file is that the order of Nand Flash is classified according to different operating, weight is divided in order after the classification take sequence as unit, when going out order at random, the probability that is gone out at random that weight is high is larger, under given at random time said conditions, can cover all orders, and the frequency that related command uses under the operating conditions of coupling reality.
The command sequence of revising or increasing newly all is to come from base class Seq_nfc, reserves the interface of subclass expansion in Seq_nfc, according to demand base class Seq_nfc is inherited expansion and gets final product.When verifying, only need the simple order weighted value of revising, this verification platform just can be according to the automated randomized order cycle tests to different weights of the flow process of accompanying drawing 2.Therefore, adopt order weight file, can make the tester intuitively, autotelic random test sequence is control effectively.
Base class can utilize existing data type to define new data type by inheritance mechanism.Defined new data type not only has the member of new definition, but also has simultaneously old member.Claim that in computer realm the already present class that is used for deriving from new class is base class, be called again parent.Here it is base class.
The base class of a class comprises its immediate base and the base class of this immediate base.In other words, the base class collection is the immediate base transitive closure of relations.
Except class object(object), each class has and only has an immediate base.The object class is without any immediate base, and is the ultimate base class of every other class.
So, order weight file is stored as external file, and verification platform reading order weight file is resolved, and produces command queue.Thereby the order in the command queue that produces is the order that contains the order weight, on this basis, can directly produce cycle tests according to weight, also can produce command sequence after producing command queue, and then produce cycle tests according to command sequence.
2) random number produces class (Gen_nfc) module: the command sequence heavy duty that this module will arrive at random according to factory mechanism (being again factory mode), thereby produce direct cycle tests (DTC) and random test sequence (RTC), by the Put_trans interface module about Flash_cmdseq module and the Gld_nfc module etc. is independently opened fully.When the order cycle tests is changed to some extent, can not affect the following module of Put_trans interface.
Command description symbol and general cycle tests for Nand Flash in environment have been write the pseudo-assembly instruction.The checking personnel can add the functional sequence of needs test flexibly.Such as: the software group wants to test one group of new command sequence, at first can write direct cycle tests by the pseudo-assembly instruction, verifies the correctness of this sequence.Then can expand the subclass that makes new advances on the basis of base class Seq_nfc, realize this cycle tests, and then in order weight file, this command sequence is made as non-vanishing weight, verification platform just can be transferred to it in formation of command sequence at random automatically, thereby realizes the newly-increased cycle tests of test of robotization.
About factory mode, by example object, replace the new in the checking to operate with factory method.
Factory mode is current the most frequently used pattern, and famous Jive forum has just used factory mode in a large number, and factory mode can be described as in the java applet system and is seen everywhere.
Why is factory mode so commonly used? because factory mode just is equivalent to create the new of instance objects, often to generate instance objects according to class Class, also be to create instance objects such as A a=new A () factory mode, be replaced by factory mode, although can do a few thing more, bring larger extensibility and few index word of trying one's best for your system.
We are take class Sample as example, if create the instance objects of Sample:
Sample?sample=new?Sample();
, actual conditions are, usually all will do a little initialized work when creating the sample example, such as the assignment Query Database etc.
At first, generally speaking, need to carry out following operation:
Sample sample=new Sample (parameter);
But, if the initial work of doing when creating the sample example is not simple thing as assignment, may be to grow very much one section code, if also write in the constructed fuction, that code is difficult to process (just needing Refactor to reform).
Why say that code is difficult to process, be analyzed as follows, initial work is if very long one section code, the work that explanation will be done is a lot, to much work and pack in the method, be equivalent to a lot of eggs are placed in the one basket, it is danger close, this also is to be against the OO principle of Java, OO encapsulation (Encapsulation) and assignment (Delegation) are told us, as far as possible long code is assigned " cutting " and becomes every section, will every section again " encapsulation " get up (reduce section with a section coupling contiguity), like this, will be with scattered risks, if need later to revise, as long as change every section, can not lead again one moving hundred thing.
At this moment just need the Factory factory mode to come formation object, can not be again with top simple new Sample (parameter).On the other hand, if Sample has a succession such as MySample,, according to towards interface programming, Sample need to be abstracted into an interface.Now Sample is interface, and two subclass MySample and HisSample are arranged, instantiation they the time, as follows:
Sample?mysample=new?MySample()；
Sample?hissample=new?HisSample()；
Along with going deep into of project, Sample may also can " bear a lot of sons out ", so will be to one by one instantiation of these sons, worse, may also will make amendment to former code: add the example that bore afterwards son, this is unavoidable in traditional program.
The below has a look the method under the factory mode, i.e. factory method:
Set up the factory of the special Sample of a production example:
public?class?Factory{public?static?Sample?creator(int?which){
//getClass produces Sample generally can use the dynamic class loading class of packing into.
if?(which==1)
return?new?SampleA();
else?if?(which==2)
return?new?SampleB();
}
}
So in program, if during instantiation Sample, just use
Sample?sampleA=Factory.creator(1)；
Thereby, in the whole concrete subclass that does not just relate to Sample, reach packaging effect, also just reduce the chance of bug patch.
Factory method provides very flexible powerful dynamic expansion mechanism for system architecture really, as long as change concrete factory method, other places of system need not a point transformation, the variation that just systemic-function might be changed to a new form.
3) golden model (Gld_nfc) module: mainly realize the golden model (Golden model) of NFC, the Spec(standard of this module and interface protocol and the NFC of Nand Flash) be associated.Because the interface protocol of the Nand Flash of different vendor is different, such as onfi, toggle interface protocol, perhaps along with the continuous renewal of Nand Flash technology, interface protocol is constantly upgraded, and when changing the Spec of NFC according to project demands, all need the Gld_nfc module is made amendment or rewritten.
Therefore, this module utilizes the mechanism of factory that original model is replaced with amended model, and other frameworks of whole verification platform need not done any change, have realized the maximum reusability of NFC verification platform.
4) all the other modules: environmental classes and configuration class (EnvCfg) module are used for realizing the configuration of verification environment.Drive class (Drv_nfc) module for detection of the initial value of NFC register, whether NFC has been connected with Nand Flash and has obtained command list.Command list sends NFC to through host side (Ahb_mst) module of Ahb bus, and the data after NFC processes are sent into scoring board (Scb_nfc) module after slave end (Ahb_slv) module of Ahb bus is collected.The Scb_nfc module is used for carrying out golden value and DUT(Device Under Testing, Devices to test) comparing that is worth.
Thereby, shown in Figure 1, the order of environmental classes and configuration class and the parameter of coupling also can write order weight file, like this, can be behind resolve command weight file, directly verification platform is configured, then gives over to follow-up at random order for operational order and carry out at random, and carry out heavy duty by factory mode.
Verification method according to above-mentioned reusable NAND FLASH controller has following beneficial effect:
(1) the direct reading order weight of verification platform file has directly perceived, ease for operation, has improved testing efficiency; As the loading of the test command that increases, can give certain weight the test command that increases and write order weight file, also can behind order weight document analysis, pack in the command queue that generates, the former easier realization robotization, the latter is open better.Certainly, the former also has open preferably, can make amendment according to test process.Obviously, mutually general part can obtain to reuse.
(2) produce at random the NFC sequence of operation, can fully verify the various operations of NFC, improved the function coverage of checking;
(3) Gen_nfc module and Gld_nfc module utilize factory to realize the reusable and extensibility of verification platform, to adapt to different order cycle testss and different Nand flash interface protocols, improve the automaticity of checking, shortened the R﹠D cycle, reduced R﹠D costs.
Claims (7)
1. the verification method of a NAND Flash controller is characterized in that, create order weight file according to NAND Flash operational order weight, thereby this verification method may further comprise the steps:
1) reads described order weight file, resolve this order weight file, form command queue;
2) based on command queue and weight, go out at random command sequence;
3) use factory mode will be at random to described command sequence carry out heavy duty, generate direct cycle tests and random test sequence;
4) according to the direct cycle tests and the indirectly testing sequence that generate NFC is tested; And
5) collecting the test result match comparison module estimates;
The test command that wherein mating current NAND Flash model increases adds new order and mates the non-vanishing weight of this call allocation in described order weight file, perhaps behind resolve command weight file new test command is added described command queue.
2. the verification method of NAND Flash controller according to claim 1, it is characterized in that, the test command that increases all comes from base class Seq_nfc, accordingly, base class Seq_nfc is reserved with subclass and carries out interface, thereby, according to current NFC to be measured, described base class Seq_nfc is inherited expansion.
3. the verification method of NAND Flash controller according to claim 2 is characterized in that, for the test command that increases, writes out direct cycle tests by the pseudo-assembly instruction, and then verifies the correctness of this direct cycle tests in the verification environment;
Subclass in that coupling checking correct described cycle tests expansion in the basis of base class Seq_nfc makes new advances realizes this cycle tests;
Give non-vanishing weight corresponding test command again and write described order weight file.
4. according to claim 1 to the verification method of 3 arbitrary described NAND Flash controllers, it is characterized in that described order weight file is classified according to different NAND Flash operational order types, weight is divided in sorted order take sequence as unit.
5. the verification method of NAND Flash controller according to claim 1 is characterized in that, direct cycle tests and indirectly testing serial interfaces that the golden model in the verification environment and driving class produce by data transmission class and step 3).
6. the verification method of NAND Flash controller according to claim 1 is characterized in that, needs to enable house dog in test process.
7. the verification method of NAND Flash controller according to claim 1 is characterized in that, contains environmental classes and the instruction of configuration class in described order weight file.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310039353.8A CN103049363B (en) | 2013-02-01 | 2013-02-01 | Verification method of NAND (neither agree not disagree) Flash controller |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310039353.8A CN103049363B (en) | 2013-02-01 | 2013-02-01 | Verification method of NAND (neither agree not disagree) Flash controller |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103049363A true CN103049363A (en) | 2013-04-17 |
| CN103049363B CN103049363B (en) | 2015-02-04 |
Family
ID=48062012
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201310039353.8A Expired - Fee Related CN103049363B (en) | 2013-02-01 | 2013-02-01 | Verification method of NAND (neither agree not disagree) Flash controller |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103049363B (en) |
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103996416A (en) * | 2014-05-27 | 2014-08-20 | 山东华芯半导体有限公司 | Reusable FTL (Flash Translation Layer) verification method |
| CN105279062A (en) * | 2014-07-24 | 2016-01-27 | 上海华虹集成电路有限责任公司 | Method for adjusting random weight |
| CN107562617A (en) * | 2017-07-27 | 2018-01-09 | 郑州云海信息技术有限公司 | A kind of module verification system in the system based on NC |
| CN107729271A (en) * | 2017-10-26 | 2018-02-23 | 中国电子科技集团公司第五十八研究所 | Possess the dual bus type E FLASH control circuits of self-test function |
| CN108415664A (en) * | 2017-02-09 | 2018-08-17 | 爱思开海力士有限公司 | Data storage device and its operating method |
| CN109542782A (en) * | 2018-11-15 | 2019-03-29 | 深圳忆联信息***有限公司 | NFC test method, device and computer equipment based on machine learning |
| CN111506345A (en) * | 2020-06-29 | 2020-08-07 | 深圳市芯天下技术有限公司 | Non-flash memory instruction combination verification method, system, storage medium and terminal |
| CN114492269A (en) * | 2022-04-02 | 2022-05-13 | 北京得瑞领新科技有限公司 | Flash memory controller verification system |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106383762B (en) * | 2016-08-31 | 2019-01-15 | 西安紫光国芯半导体有限公司 | A kind of verification method for dram controller |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20030002367A1 (en) * | 2001-06-29 | 2003-01-02 | Hong Sang Hoon | Semiconductor memory device, and method for testing the same |
| CN102201267A (en) * | 2010-03-26 | 2011-09-28 | 上海摩波彼克半导体有限公司 | Platform system for realizing circuit verification of Nandflash flash memory controller based on FPGA (Field Programmable Gate Array) and method thereof |
| CN102623069A (en) * | 2012-02-13 | 2012-08-01 | 山东华芯半导体有限公司 | Random excitation flash model verification method |
-
2013
- 2013-02-01 CN CN201310039353.8A patent/CN103049363B/en not_active Expired - Fee Related
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20030002367A1 (en) * | 2001-06-29 | 2003-01-02 | Hong Sang Hoon | Semiconductor memory device, and method for testing the same |
| CN102201267A (en) * | 2010-03-26 | 2011-09-28 | 上海摩波彼克半导体有限公司 | Platform system for realizing circuit verification of Nandflash flash memory controller based on FPGA (Field Programmable Gate Array) and method thereof |
| CN102623069A (en) * | 2012-02-13 | 2012-08-01 | 山东华芯半导体有限公司 | Random excitation flash model verification method |
Non-Patent Citations (2)
| Title |
|---|
| 刘杰等: "设计验证中的随机约束", 《中国集成电路》 * |
| 柳小文等: "设计模式在面向对象软件复用中的应用", 《邵阳学院学报(自然科学版)》 * |
Cited By (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103996416B (en) * | 2014-05-27 | 2017-03-08 | 山东华芯半导体有限公司 | A kind of reusable FTL verification method |
| CN103996416A (en) * | 2014-05-27 | 2014-08-20 | 山东华芯半导体有限公司 | Reusable FTL (Flash Translation Layer) verification method |
| CN105279062A (en) * | 2014-07-24 | 2016-01-27 | 上海华虹集成电路有限责任公司 | Method for adjusting random weight |
| CN108415664B (en) * | 2017-02-09 | 2021-03-02 | 爱思开海力士有限公司 | Data storage device and operation method thereof |
| CN108415664A (en) * | 2017-02-09 | 2018-08-17 | 爱思开海力士有限公司 | Data storage device and its operating method |
| CN107562617A (en) * | 2017-07-27 | 2018-01-09 | 郑州云海信息技术有限公司 | A kind of module verification system in the system based on NC |
| CN107562617B (en) * | 2017-07-27 | 2021-06-01 | 郑州云海信息技术有限公司 | Module verification system based on NC system |
| CN107729271A (en) * | 2017-10-26 | 2018-02-23 | 中国电子科技集团公司第五十八研究所 | Possess the dual bus type E FLASH control circuits of self-test function |
| CN107729271B (en) * | 2017-10-26 | 2020-06-30 | 中国电子科技集团公司第五十八研究所 | Double-bus E-FLASH control circuit with self-test function |
| CN109542782A (en) * | 2018-11-15 | 2019-03-29 | 深圳忆联信息***有限公司 | NFC test method, device and computer equipment based on machine learning |
| CN109542782B (en) * | 2018-11-15 | 2022-07-15 | 深圳忆联信息***有限公司 | NFC test method and device based on machine learning and computer equipment |
| CN111506345B (en) * | 2020-06-29 | 2020-10-16 | 深圳市芯天下技术有限公司 | Non-flash memory instruction combination verification method, system, storage medium and terminal |
| CN111506345A (en) * | 2020-06-29 | 2020-08-07 | 深圳市芯天下技术有限公司 | Non-flash memory instruction combination verification method, system, storage medium and terminal |
| CN114492269A (en) * | 2022-04-02 | 2022-05-13 | 北京得瑞领新科技有限公司 | Flash memory controller verification system |
| CN114492269B (en) * | 2022-04-02 | 2022-06-24 | 北京得瑞领新科技有限公司 | Flash memory controller verification system |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103049363B (en) | 2015-02-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103049363B (en) | Verification method of NAND (neither agree not disagree) Flash controller | |
| CN103412820B (en) | The method of testing of the page in Web system and device | |
| US9754059B2 (en) | Graphical design verification environment generator | |
| EP2915040B1 (en) | A system and method that automatically ensures consistency among a design model, an interface specification and one or more tests that test the design model | |
| US9405653B1 (en) | Filtering data frames using program instrumentation | |
| EP3185027B1 (en) | Information processing method and device and computer storage medium | |
| US9952837B1 (en) | Reusable component in a modeling environment | |
| CN108460199B (en) | CNI modeling system | |
| US10095194B2 (en) | Method for configuring a test device set up for testing an electronic control unit | |
| CN103365770A (en) | Mobile terminal software testing system and software testing method | |
| CN103793326A (en) | Assembly test method and device | |
| CN109933521A (en) | Automated testing method, device, computer equipment and storage medium based on BDD | |
| CN102375778A (en) | Method and system for automatically testing digital signal processor (DSP) | |
| CN103605606B (en) | A kind of embedded software test use-case batch execution method that can automatically change | |
| CN103399814A (en) | Automated testing method and automated testing device | |
| CN115698941A (en) | Efficient packaging of components | |
| US10387584B1 (en) | Streaming on hardware-software platforms in model based designs | |
| US20130254750A1 (en) | Method of debugging software and corresponding computer program product | |
| CN109445691A (en) | A kind of method and device improving FTL algorithm development and verification efficiency | |
| Hu et al. | Quality model based on ISO/IEC 9126 for internal quality of MATLAB/Simulink/Stateflow models | |
| CN104063311A (en) | Application test method and device | |
| CN117744548A (en) | Chip verification method, device and storage medium | |
| CN117435483A (en) | Form tool-based simulation verification excitation generation method, device, medium and terminal | |
| CN105787214A (en) | Method and device for model verification | |
| Elmqvist et al. | Safety-oriented design of component assemblies using safety interfaces |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20150204 Termination date: 20220201 |