CN102263554B - Phase-locked loop frequency synthesizer structure for improving in-band phase noise performance - Google Patents
Phase-locked loop frequency synthesizer structure for improving in-band phase noise performance Download PDFInfo
- Publication number
- CN102263554B CN102263554B CN201010191191.6A CN201010191191A CN102263554B CN 102263554 B CN102263554 B CN 102263554B CN 201010191191 A CN201010191191 A CN 201010191191A CN 102263554 B CN102263554 B CN 102263554B
- Authority
- CN
- China
- Prior art keywords
- loop
- phase
- signal
- fine tuning
- frequency
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000001514 detection method Methods 0.000 claims description 37
- 238000013459 approach Methods 0.000 claims description 4
- 230000001360 synchronised effect Effects 0.000 claims description 4
- 238000009499 grossing Methods 0.000 claims description 2
- 239000012071 phase Substances 0.000 description 66
- 238000000034 method Methods 0.000 description 6
- 239000008385 outer phase Substances 0.000 description 3
- 230000000630 rising effect Effects 0.000 description 3
- 238000005070 sampling Methods 0.000 description 3
- 230000003068 static effect Effects 0.000 description 3
- 230000009286 beneficial effect Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000010355 oscillation Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
- 238000013519 translation Methods 0.000 description 1
Images
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
The invention discloses a phase-locked loop frequency synthesizer structure for improving in-band phase noise performance, which consists of a coarse tuning loop and a fine tuning loop, wherein the coarse tuning loop is used for selecting different frequency control words to realize frequency locking of the loops, and the fine tuning loop is used for realizing phase locking of the loops. In the locked state, the coarse tuning loop is turned off and only the fine tuning loop operates. The invention solves the problem that the in-band phase noise of the traditional structure is limited by the frequency divider, effectively reduces the noise of the frequency divider in a locking state by introducing the fine tuning loop, and improves the in-band phase noise performance of the phase-locked loop frequency synthesizer.
Description
Technical field
The present invention relates to communication technical field, particularly relate to a kind of for the phase-locked loop frequency integrator structure that improves phase noise performance in the band.
Background technology
Phase-locked loop is a key modules in the transceiver design, and it exports a series of high accuracy frequency signals, for the frequency translation of transceiver provides local oscillation signal.In various phase-locked loop structures, charge pump phase lock loop is because of its low-power consumption, at a high speed, low jitter and cheaply good characteristic be widely used.The charge pump phase lock loop structure as shown in Figure 1, by the phase detection discriminator, charge pump, loop filter, the voltage controlled oscillator that connect successively and be connected the phase detection discriminator input and the voltage controlled oscillator output between frequency divider constitute.Differing and frequency difference between the output of phase detection discriminator comparison frequency divider and the reference signal produces U and D pulse control charge pump; Charge pump provides the charge or discharge electric current to the loop filter with low-pass characteristic; Loop filter is eliminated the HFS in the current impulse, produces control voltage of voltage-controlled oscillator; The output of voltage controlled oscillator is proportional to the radiofrequency signal of control voltage; Frequency divider produces needed frequency dividing ratio.The basic functional principle of phase-locked loop frequency integrator locks onto reference frequency with a word simplified summary, i.e. output from voltage controlled oscillator through frequency divider.
Phase noise is a main performance index of phase-locked loop frequency integrator, is divided into phase noise and the outer phase place noise of band in the band.Be with outer phase place noise mainly relevant with voltage controlled oscillator; Phase noise is relevant with phase detection discriminator with frequency divider, charge pump in the band.Improving the outer phase place noise main path of band is the electric current of optimizing the quality factor of passive device and increasing voltage controlled oscillator, a way that improves phase noise in the band is to reduce the noise of each module, a way in addition is to realize by changing loop structure, the phase-locked loop frequency integrator structure of the no frequency divider that proposes such as some documents, this structure is based on the method for sub-sampling/over-sampling, when the output signal frequency of voltage controlled oscillator and reference signal frequency kept integral multiple to concern, loop reached lock-out state.The problem that the sub-sampling method faces is that the useful signal amplitude of sampler output is too little, and more serious with reference to spuious problem, the problem of oversampler method is that frequency difference is limited, can only be applied in the very little application scenario of frequency difference between reference frequency and the pressuring controlling oscillator frequency.
Transceiver has proposed more and more harsher requirement to the noiseproof feature of phase-locked loop frequency integrator, above-mentioned factor has restricted the phase noise of conventional phase locked loops frequency synthesizer, therefore, need a kind of solution of phase-locked loop frequency integrator, can solve the problem in the above-mentioned correlation technique.
Summary of the invention
(1) technical problem that will solve
In view of this, main purpose of the present invention provides a kind of for the phase-locked loop frequency integrator structure that improves phase noise performance in the band, be subject to the problem of frequency divider with phase noise in the solution traditional structure band, by introducing the fine tuning loop, when lock-out state, effectively reduce the noise of frequency divider, improve the interior phase noise performance of band of phase-locked loop frequency integrator.
(2) technical scheme
For achieving the above object, the invention provides a kind of for the phase-locked loop frequency integrator structure that improves phase noise performance in the band, this phase-locked loop frequency integrator structure is made of two loops in coarse tuning loop and fine tuning loop, wherein, this coarse tuning loop is used for selecting different frequency control words, realize the frequency locking of loop, this fine tuning loop is used for realizing the phase place locking of loop.
In the such scheme, described coarse tuning loop is connected in sequence by coarse tuning phase detection discriminator, first charge pump 1, loop filter, voltage controlled oscillator and frequency divider, the fine tuning loop is connected in sequence by trigger, fine tuning phase detection discriminator, XOR gate, selector, second charge pump 2, loop filter and voltage controlled oscillator, and wherein voltage controlled oscillator and loop filter are that two loops are common.
In the such scheme, described fine tuning phase detection discriminator is used for comparison reference frequency and through differing between the reference frequency of voltage controlled oscillator after synchronously.
In the such scheme, when the leading feedback signal of reference signal, the output signal of selector output fine tuning phase detection discriminator, when reference signal hysteresis feedback signal, the signal behind selector output fine tuning phase detection discriminator output and the reference signal XOR.
In the such scheme, the clock signal of described trigger is the output of voltage controlled oscillator, and triggering signal is reference signal, and trigger is synchronized to reference signal the output of voltage controlled oscillator.
In the such scheme, the input signal of described second charge pump 2 is the output of selector, differing and sign bit of thick phase detection discriminator output, when phase difference signal is high level, the output of selector and sign bit form the input of second charge pump 2 by logical circuit, when phase difference signal is low level, second charge pump 2 be input as low level.
In the such scheme, when the phase place of loop was locked, the coarse tuning loop was turned off, only fine tuning loop works.
In the such scheme, when the dead band that differs by more than the coarse tuning phase detection discriminator was big or small, two loops were worked simultaneously, and the electric current that is injected into loop filter is two charge pump current sums; When differing big or small less than the dead band of coarse tuning phase detection discriminator, the coarse tuning loop automatically shuts down, only fine tuning loop works.
In the such scheme, when frequency is switched, work simultaneously in coarse tuning loop and fine tuning loop, and when approach locking, the coarse tuning loop automatically shuts down, only fine tuning loop works, and the shutoff in coarse tuning loop is that automatic smoothing carries out; When lock-out state, the coarse tuning loop is to the not influence of steady-state behaviour of system.
(3) beneficial effect
From technique scheme as can be seen, the present invention has following characteristics and good result:
Provided by the invention this for the phase-locked loop frequency integrator structure that improves phase noise performance in the band, when lock-out state, the output that comprises the coarse tuning loop of frequency divider is turned off only fine tuning loop works.The switching noise that frequency divider causes is effectively eliminated, and has reduced the in-band noise source of phase-locked loop, thereby helps to improve the interior phase noise performance of band of system.
In addition, the fine tuning loop that the present invention introduces all is operated in low-frequency range except trigger, do not increase a lot of additional power consumptions.
Description of drawings
Fig. 1 is the electrical block diagram of conventional phase locked loops frequency synthesizer;
Fig. 2 is the structural representation of phase-locked loop frequency integrator provided by the invention;
Fig. 3 is structure and the time sequence status figure of coarse tuning phase detection discriminator circuit among Fig. 2;
Fig. 4 is the structural representation of first charge pump circuit among Fig. 2;
Fig. 5 is the locking process simulation waveform of phase-locked loop frequency integrator.
Embodiment
For making the purpose, technical solutions and advantages of the present invention clearer, below in conjunction with specific embodiment, and with reference to accompanying drawing, the present invention is described in more detail.
Fig. 2 shows the structural representation that improves the interior phase noise performance of band and reduce the phase-locked loop frequency integrator of power consumption provided by the invention.Phase-locked loop frequency integrator is made of two loops, i.e. coarse tuning loop and fine tuning loop.The coarse tuning loop is connected in sequence by coarse tuning phase detection discriminator, first charge pump 1, loop filter, voltage controlled oscillator and frequency divider.The fine tuning loop is connected in sequence by trigger, fine tuning phase detection discriminator, XOR gate, selector, second charge pump 2, loop filter and voltage controlled oscillator.Voltage controlled oscillator and loop filter are that two loops are total.The coarse tuning loop is used for realizing the frequency locking; The fine tuning loop is used for realizing the phase place locking.When electrification reset or frequency dividing ratio change, coarse tuning loop and fine tuning loop start simultaneously, and the coarse tuning loop plays a major role, and when loop locked near phase place, turn-offed in the coarse tuning loop, only fine tuning loop works.
Trigger is synchronized to reference signal the output of voltage controlled oscillator.The fine tuning phase detection discriminator is not to differentiate differing of reference signal and feedback signal, but is used for differentiating reference signal and by differing between the reference signal of the synchronous mistake of voltage controlled oscillator.When reference signal took the lead feedback signal, the fine tuning phase detection discriminator was output as actual differing; When reference signal hysteresis feedback signal, the output of fine tuning phase detection discriminator is not actual differing, and this output need be only actual phase difference signal with output behind the reference signal XOR.The purpose of selector is to select output according to sign bit, when sign bit is high, the output of output fine tuning phase detection discriminator, when sign bit when low, be output as the output of XOR gate.
Fig. 3 (a) is the electrical block diagram of coarse tuning phase detection discriminator.Be made of traditional phase detection discriminator and adjunct circuit, all circuit all are operated in the low frequency frequency range.Output state signal by the input signal rising edge along decision.When reference signal fref took the lead feedback signal fdiv, output up was high, will be resetted by the rising edge of back to back feedback signal fdiv.When signal fdiv took the lead reference signal fref, output signal dn put height, will be resetted by the rising edge of back to back fref signal.When reference signal fref took the lead the fdiv signal, sign bit was high level, and when reference signal fref hysteresis fdiv, sign bit is low level.Delay circuit is for generation of the signal of certain pulsewidth, this signal deciding the width in dead band.
Coarse tuning phase detection discriminator sequential chart at this moment, is supposed fref shown in Fig. 3 (b) and Fig. 3 (c), differing of fdiv signal is Δ t, and the fref signal takes the lead the fdiv signal, establishes the signal that time-delay produces the td width.When differing less than by the time-delay width td of delay circuit definition time of fref signal and fdiv signal, the output up of coarse tuning phase detection discriminator, dn are low level, and whole coarse tuning loop is turned off, and can ignore the steady-state behaviour influence of whole phase-locked loop.When fref signal and fdiv signal differ the time-delay width td that Δ t produces greater than delay circuit the time, the output up of phase detection discriminator or the width of dn output signal are actual the differing between fref signal and the fdiv signal.The output of up or dn signal put high during, discharge and recharge to loop filter opening follow-up charge pump, reach the purpose of control voltage controlled oscillator output frequency.The static phase when size in dead band must be greater than loop-locking (this is because the charge pump current mismatch, and leakage of current and phase detection discriminator output delay difference cause).If the width in dead band is less than static phase, even this is when making loop-locking, does not effectively turn-off in the coarse tuning loop yet, and this will disturb the fine tuning loop works.The size in dead band can not surpass the treatable frequency difference in coarse tuning loop.The frequency difference of reference frequency and voltage controlled oscillator output is to be subject to the fine tuning phase detection discriminator, and excessive dead band makes that the fine tuning loop can't operate as normal.
Fig. 4 is the first charge pump circuit structural representation, and it provides the charge or discharge electric current to the loop filter with low-pass characteristic, can be described as the current source that a switch switches simply.Be input as differ, selector output and sign bit.Introducing differs as the main consideration of input signal in approach locking, and trigger can not correctly be handled the sequential relationship between voltage controlled oscillator output and the reference signal.Phase difference signal is as control signal, and when phase difference signal was high level, selector output and sign bit formed up and dn signal by combinational circuit.The edge of phase difference signal high-low level conversion, up and dn signal are turn-offed effectively, thereby inoperative substantially in the fine tuning loop by the noise of frequency divider introducing, and this makes the fine tuning loop can improve phase noise performance in the band effectively.When differing to high level, selector output and sign bit work, and when differing to low level, selector output and sign bit output are turned off.When sign bit was high level, the up switch played a major role, and when sign bit was low level, the dn switch played a major role.When the up signal when low, Iup charges to loop filter, causes control voltage of voltage-controlled oscillator to raise; When the dn signal is high, loop filter discharges by Idn, causes control voltage of voltage-controlled oscillator to descend.The electric current of charge pump has direct relation with loop bandwidth, when static in order to make loop bandwidth and dynamically the time loop bandwidth keep reasonably relation, the electric current of charge pump need to select choose reasonable.
Fig. 5 is a design example of phase-locked loop frequency integrator, reference frequency is 2.046MHz, the voltage controlled oscillator reference frequency output is 2.44GHz-2.67GHz, frequency dividing ratio is 1255, first charge pump, 1 electric current is 1mA, second charge pump, 2 electric currents are 1uA, and the dead zone range of thick phase detection discriminator is 1.5ns.Emulation shows that when turn-offed in the coarse tuning loop, the fine tuning loop played a major role, because second charge pump, 2 electric currents are less, in the long time, control voltage of voltage-controlled oscillator begins trend and stablizes, and the phase place locking can be realized in this explanation fine tuning loop.
When electrification reset or frequency dividing ratio change, work simultaneously in coarse tuning loop and fine tuning loop, and what play a major role is the coarse tuning loop, and when approach locking, the coarse tuning phase detection discriminator in coarse tuning loop automatically shuts down, and the coarse tuning loop is corresponding shutoff also.This moment, reference signal fref and feedback signal fdiv realized same frequency, but did not realize same-phase, and the phase extent is relevant with the delay circuit of coarse tuning phase detection discriminator.This moment only fine tuning loop works, the electric current of second charge pump 2 avoids fine tuning loop loop bandwidth wide much smaller than the electric current of first charge pump 1.The fine tuning loop does not have frequency divider, thus loop bandwidth be coarse tuning loop loop bandwidth N doubly, N is the frequency dividing ratio of frequency divider.In order to dwindle the fine tuning loop bandwidth, need reduce the electric current of sampled charge pump, avoid the loop bandwidth gap of two loops excessive.
The present invention is better than the phase-locked loop frequency integrator of traditional structure, because when lock-out state, only fine tuning loop works is effectively turn-offed in the output of coarse tuning loop.The fine tuning loop does not comprise the frequency divider on the feedback path, this means to have lacked source of phase noise in the band.Effectively eliminated by the phase noise that frequency divider causes, thereby can be improved the interior phase noise of band of system.In addition, the fine tuning loop that the present invention introduces all is operated in low-frequency range except trigger, do not increase a lot of additional power consumptions.
Above-described specific embodiment; purpose of the present invention, technical scheme and beneficial effect are further described; institute is understood that; the above only is specific embodiments of the invention; be not limited to the present invention; within the spirit and principles in the present invention all, any modification of making, be equal to replacement, improvement etc., all should be included within protection scope of the present invention.
Claims (4)
1. one kind is used for improving the phase-locked loop frequency integrator structure of being with interior phase noise performance, it is characterized in that, this phase-locked loop frequency integrator structure is made of two loops in coarse tuning loop and fine tuning loop, wherein, this coarse tuning loop is used for selecting different frequency control words, realize the frequency locking of loop, this fine tuning loop is used for realizing the phase place locking of loop;
Wherein, described coarse tuning loop is connected in sequence by coarse tuning phase detection discriminator, first charge pump (1), loop filter, voltage controlled oscillator and frequency divider, the fine tuning loop is connected in sequence by trigger, fine tuning phase detection discriminator, XOR gate, selector, second charge pump (2), loop filter and voltage controlled oscillator, and wherein voltage controlled oscillator and loop filter are that two loops are common;
Described fine tuning phase detection discriminator is used for comparison reference signal and through differing between the reference signal of voltage controlled oscillator after synchronously;
When the leading feedback signal of reference signal, the output signal of selector output fine tuning phase detection discriminator, when reference signal hysteresis feedback signal, the signal behind selector output fine tuning phase detection discriminator output and the reference signal XOR;
The clock signal of described trigger is the output of voltage controlled oscillator, and triggering signal is reference signal, and trigger is synchronized to reference signal the output of voltage controlled oscillator;
The input signal of described second charge pump (2) is differing and sign bit of the output of selector, thick phase detection discriminator output, when phase difference signal is high level, the output of selector and sign bit form the input of second charge pump (2) by logical circuit, when phase difference signal is low level, second charge pump (2) be input as low level.
2. according to claim 1 for the phase-locked loop frequency integrator structure that improves phase noise performance in the band, it is characterized in that when the phase place of loop was locked, the coarse tuning loop was turned off, only fine tuning loop works.
3. according to claim 1 for the phase-locked loop frequency integrator structure that improves phase noise performance in the band, it is characterized in that, when the dead band that differs by more than the coarse tuning phase detection discriminator was big or small, two loops were worked simultaneously, and the electric current that is injected into loop filter is two charge pump current sums; When differing big or small less than the dead band of coarse tuning phase detection discriminator, the coarse tuning loop automatically shuts down, only fine tuning loop works.
4. according to claim 1 for the phase-locked loop frequency integrator structure that improves phase noise performance in the band, it is characterized in that, when frequency is switched, work simultaneously in coarse tuning loop and fine tuning loop, when approach locking, the coarse tuning loop automatically shuts down, only fine tuning loop works, and the shutoff in coarse tuning loop is that automatic smoothing carries out; When lock-out state, the coarse tuning loop is to the not influence of steady-state behaviour of system.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201010191191.6A CN102263554B (en) | 2010-05-26 | 2010-05-26 | Phase-locked loop frequency synthesizer structure for improving in-band phase noise performance |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201010191191.6A CN102263554B (en) | 2010-05-26 | 2010-05-26 | Phase-locked loop frequency synthesizer structure for improving in-band phase noise performance |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102263554A CN102263554A (en) | 2011-11-30 |
| CN102263554B true CN102263554B (en) | 2013-08-07 |
Family
ID=45010045
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201010191191.6A Active CN102263554B (en) | 2010-05-26 | 2010-05-26 | Phase-locked loop frequency synthesizer structure for improving in-band phase noise performance |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102263554B (en) |
Families Citing this family (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP2602936B1 (en) * | 2011-12-07 | 2014-02-12 | Telefonaktiebolaget L M Ericsson (Publ) | Analog phase-locked loop with enhanced acquisition |
| CN102647569A (en) * | 2012-04-28 | 2012-08-22 | 北京海尔集成电路设计有限公司 | Vertical blanking interval (VBI) data decoding device and method for analog television |
| CN105141310B (en) * | 2015-09-07 | 2018-10-26 | 东南大学 | Polycyclic broadband low phase noise frequency synthesizer |
| CN105871372A (en) * | 2016-03-24 | 2016-08-17 | 中国电子科技集团公司第二十四研究所 | Downsampling phase locked loop for preventing in-band noise from being amplified to square times of frequency dividing ratio |
| CN105846817A (en) * | 2016-03-24 | 2016-08-10 | 中国电子科技集团公司第二十四研究所 | Lower-sampling type phase discriminator and charge-pump circuit with gain control |
| US10979191B2 (en) * | 2016-08-05 | 2021-04-13 | Samsung Electronics Co., Ltd. | Method and apparatus for reference signal signaling for advanced wireless communications |
| CN109696571B (en) * | 2017-10-24 | 2020-12-11 | 王万俊 | Full-angle phase current generator |
| CN108155906A (en) * | 2017-12-30 | 2018-06-12 | 广州市广晟微电子有限公司 | It is a kind of can coarse adjustment phase-lock-ring output frequency frequency synthesizer and coarse tuning method |
| CN109815625B (en) * | 2019-02-21 | 2022-11-22 | 北京遥感设备研究所 | Method for calculating phase noise in phase-locked loop band with high precision |
| US10927526B1 (en) * | 2019-10-08 | 2021-02-23 | Deere & Company | Hydraulic wave tuner |
| CN112865788B (en) * | 2021-01-03 | 2022-08-19 | 复旦大学 | Low-power-consumption sub-sampling phase-locked loop with self-adaptive frequency-locked loop |
| CN113452365B (en) * | 2021-07-05 | 2022-08-09 | 广东工业大学 | Automatic frequency correction circuit and correction method suitable for under-sampling phase-locked loop |
| CN115065361B (en) * | 2022-08-19 | 2022-12-06 | 深圳芯盛思技术有限公司 | Frequency synthesizer architecture for optimizing phase noise |
| CN115694477B (en) * | 2022-11-16 | 2023-05-16 | 华南理工大学 | Subsampled phase-locked loop based on small-range dead zone generation module architecture |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1731681A (en) * | 2005-08-12 | 2006-02-08 | 北京大学 | Double-loop frequency synthesizer and method for tuning coarse loop |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH08298459A (en) * | 1995-04-27 | 1996-11-12 | Matsushita Electric Ind Co Ltd | Frequency synthesizer |
-
2010
- 2010-05-26 CN CN201010191191.6A patent/CN102263554B/en active Active
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1731681A (en) * | 2005-08-12 | 2006-02-08 | 北京大学 | Double-loop frequency synthesizer and method for tuning coarse loop |
Non-Patent Citations (1)
| Title |
|---|
| 快速建立时间的自适应锁相环;黄水龙，王志华;《电子与信息学报》;20070630;第29卷(第6期);第1492-1495页，附图1-4 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102263554A (en) | 2011-11-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102263554B (en) | Phase-locked loop frequency synthesizer structure for improving in-band phase noise performance | |
| CN101931399B (en) | Phase-locked loop frequency synthesizer | |
| US5202906A (en) | Frequency divider which has a variable length first cycle by changing a division ratio after the first cycle and a frequency synthesizer using same | |
| Yang et al. | Fast-switching frequency synthesizer with a discriminator-aided phase detector | |
| CN101159433B (en) | Fast locked phase-locked loop circuit | |
| CN102291129B (en) | Phase-locked loop circuit used for inhibiting VCO (voltage-controlled oscillator) voltage ripple | |
| US20120139587A1 (en) | Frequency synthesiser | |
| CN103138751B (en) | Phase-locked loop | |
| CN102158221B (en) | Phase-locked loop and fast lockign apparatus thereof | |
| CN102710256B (en) | Phase frequency detector capable of reducing loop nonlinearity | |
| CN103312319B (en) | Be applied to the spurious reduction phase frequency detector circuit in integer-N PLL | |
| Jang et al. | A 0.026 mm 2 5.3 mW 32-to-2000MHz digital fractional-N phase locked-loop using a phase-interpolating phase-to-digital converter | |
| CN103684431A (en) | Phase-locked loop capable of being quickly locked and method for locking phase-locked loop | |
| US6392495B1 (en) | Frequency detector circuits and systems | |
| US7606343B2 (en) | Phase-locked-loop with reduced clock jitter | |
| CN109696821A (en) | Two-stage digital time converter | |
| CN110445491A (en) | A kind of phaselocked loop based on predeterminated frequency and dynamically loop bandwidth | |
| Ismail et al. | CMOS phase frequency detector for high speed applications | |
| CN101931401A (en) | Phase detection discriminator and charge pump combined circuit structure applied to phase-locked loop | |
| CN115102546A (en) | Low-noise double-ring under-sampling phase-locked loop and working method | |
| CN102710257A (en) | Frequency locking method, voltage-controlled oscillator and frequency generating unit | |
| CN101826869A (en) | Phaselocked loop circuit comprising double current source charge pump and double comparator reset circuit | |
| Gupta et al. | High speed CMOS charge pump circuit for PLL applications using 90nm CMOS technology | |
| CN106301360B (en) | Phase frequency detector, charge pump and phase-locked loop circuit | |
| CN101826868B (en) | Charge pump type phaselocked loop circuit comprising frequency discriminator without dead zone |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20220824 Address after: Room 108, floor 1, building 4, No. 2 dacuodeng Hutong, Dongcheng District, Beijing 100010 Patentee after: Beijing Zhongke micro Investment Management Co.,Ltd. Address before: 100029 Beijing city Chaoyang District Beitucheng West Road No. 3 Patentee before: Institute of Microelectronics of the Chinese Academy of Sciences |
|
| TR01 | Transfer of patent right |