CN105846817A - Lower-sampling type phase discriminator and charge-pump circuit with gain control - Google Patents

Lower-sampling type phase discriminator and charge-pump circuit with gain control Download PDF

Info

Publication number
CN105846817A
CN105846817A CN201610178787.XA CN201610178787A CN105846817A CN 105846817 A CN105846817 A CN 105846817A CN 201610178787 A CN201610178787 A CN 201610178787A CN 105846817 A CN105846817 A CN 105846817A
Authority
CN
China
Prior art keywords
switch
sampling
current source
output
voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201610178787.XA
Other languages
Chinese (zh)
Inventor
季瑾月
张瑞涛
蒲杰
丁
丁一
陈刚
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CETC 24 Research Institute
Original Assignee
CETC 24 Research Institute
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CETC 24 Research Institute filed Critical CETC 24 Research Institute
Priority to CN201610178787.XA priority Critical patent/CN105846817A/en
Publication of CN105846817A publication Critical patent/CN105846817A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

The invention discloses a lower-sampling type phase discriminator and charge-pump circuit with gain control. The lower-sampling type phase discriminator and charge-pump circuit comprises two sample hold circuits which samples a pair of differential signals output by a voltage-controlled oscillator, a pulser, of which output does not overlap with referential signals, with the pulse width being a part of a reference signal cycle, and a transconductance type charge pump. Upper and lower switches of the transconductance type charge pump are controlled by the pulser, the switch-on time remains consistent. In order to reach a steady state, a phase-locked loop circuit automatically adjusts the sampling points of the referential signals to the voltage-controlled oscillator until upper and lower current is equal. The current source mismatch is no longer importance, common source common grid structure of the current source is not needed, and residual voltage can be saved. Charge sharing is not suppressed by a unity-gain buffer, and the circuit design is simplified.

Description

The down-sampling type phase discriminator of a kind of band gain control and charge pump circuit
Technical field
The present invention relates to phase discriminator and the charge pump circuit of a kind of down-sampling type, the down-sampling type particularly to a kind of band gain control reflects Phase device and charge pump circuit.
Background technology
Phase discriminator and charge pump circuit are the kernel cell circuit of phase-locked loop circuit, and it shakes in being responsible for comparison reference signal and phaselocked loop ring Swing the phase difference that device feeds back to the signal of phase discriminator, and phase difference is converted into voltage or current signal goes to revise agitator Frequency of oscillation and phase place.The phase discriminator of down-sampling type and charge pump circuit are in the phase-locked loop circuit of down-sampling type, and Fig. 1 adopts under being The loop structure block diagram of template phaselocked loop.The basic ideas of down-sampling type phaselocked loop are exactly to be reference at the output frequency of voltage controlled oscillator In the case of the integral multiple of the frequency of signal, tri-state phase frequency detector that need not be traditional, and use sampling or sampling to keep the mirror of structure Phase device, directly the output to voltage controlled oscillator is sampled, and phase difference information is included in sampled signal, and sampled signal goes to drive Electric charge pump produces the control voltage V of voltage controlled oscillatorctrl.So, phaselocked loop just can work in the case of not having frequency divider, Noise and the power consumption of frequency divider may dispense with.In loop after phase lock loop locks the existence of frequency divider can cause from phase discriminator and The noise of electric charge pump be amplified to frequency dividing ratio square times.So removing frequency divider can reduce phase noise.Due to voltage controlled oscillator Output frequency be the integral multiple of reference signal, therefore reference signal is referred to as " down-sampling " to the sampling of voltage controlled oscillator.
Fig. 2 is the theory diagram of down-sampling type phase discriminator.The output of voltage controlled oscillator be DC level be VDC, amplitude is Avco Sine wave, be referenced signal Ref sampling.If the output of voltage controlled oscillator is consistent with the phase place of reference signal and frequency dividing ratio is one If integer, the voltage V that sampling obtainssamIt is just a constant, equal to VDC.If there is phase between voltage controlled oscillator and reference signal Potential difference is different, VsamWill deviate from VDC。VsamAnd VDCBetween difference just represent phase contrast.Here electric charge pump is by voltage signal VsamIt is converted into current signal gm Vsam, therefore it is also called transconductance type electric charge pump.Definition defeated to electric charge pump at the output of phaselocked loop The electric charge pump feedback oscillator in source:
K d = Δ i C P ‾ Δφ V C O = g m · 2 A v c o s i n ( Δφ V C O ) Δφ V C O ≈ g m · 2 A v c o = 2 A v c o · 2 I c p V g s , e f f - - - ( 1 )
Down-sampling type phase discriminator and the gain K being limited in that it of electric charge pumpdThe biggest, KdToo conference causes loop filter In electric capacity (C1、C2) excessive, take too much chip area.
Summary of the invention
In consideration of it, the present invention provides down-sampling type phase discriminator and the charge pump circuit of a kind of band gain control.
For reaching above-mentioned purpose, the present invention provides following technical scheme: the down-sampling type phase discriminator of a kind of band gain control and electric charge pump Circuit, including
Two sampling hold circuits sampling a pair differential signal of voltage controlled oscillator output, each sampling hold circuit includes One switch and an electric capacity, reference signal controls Guan Bi and the disconnection of switch, and during switch Guan Bi, the output of voltage controlled oscillator is connected to On electric capacity, after switching off, the voltage sampled is maintained on electric capacity；
One pulser, is non-overlapping between its output and reference signal, and the pulse width of pulser output is only reference A cycle part for signal；
One transconductance type electric charge pump, including upper current source, lower current source, upper switch and lower switch, described upper current source and lower electric current The control that the Control of Voltage that source obtains after being sampled by voltage-controlled oscillator respectively, described upper switch and lower switch are exported by pulser System；After the output of voltage controlled oscillator is sampled by reference signal, the switch of electric charge pump opened by pulser, allows and carries phase information Electric current inject follow-up electric capacity.
Further, upper current source with above switch on the product of time equal to lower current source with under switch on the product of time.
Owing to have employed above technical scheme, the present invention has a following Advantageous Effects:
The down-sampling type phase discriminator of the band gain control of the present invention and charge pump circuit include a pair difference to voltage controlled oscillator output Signal carries out two sampling hold circuits sampled, and one output is non-overlapping with reference signal and pulse width is only reference signal week The pulser of the part of phase, a transconductance type electric charge pump.Compared with common down-sampling type phase discriminator and charge pump circuit, its tool There is a following characteristics:
1. can reduce electric charge pump feedback oscillator Kd, again because of the pulse width scalable of pulser output, then Kd reduces Ratio is the most controlled；Feedback oscillator is controlled and means that in wave filter, the area of electric capacity is controlled.
2. because the output of pulser is non-overlapping with the phase place of reference signal, then one can be saved in each sample path Sampling hold circuit.
3. for common electric charge pump, because current source can not mate completely up and down, then one of them current source is necessary for Open the longer time, which results in the ripple on charge pump output current, further result in voltage controlled oscillator and control on voltage Ripple, this can deteriorate the signal performance of last output.And switching up and down of transconductance type electric charge pump is all controlled by pulser, open Time keeps consistent, then in order to reach stable state, it is straight to the sampled point of voltage controlled oscillator that phase-locked loop circuit can regulate reference signal voluntarily Equal to upper and lower electric current.So, current source mismatch recedes into the background, it is no longer necessary to the current source of cascode structure, Ke Yijie Save voltage remaining；Also be no longer necessary to unity gain buffer to suppress electric charge share, simplify circuit design.
Accompanying drawing explanation
In order to make the object, technical solutions and advantages of the present invention clearer, below in conjunction with accompanying drawing, the present invention is made the most in detail Thin description, wherein:
Fig. 1 is the loop structure block diagram of down-sampling type phaselocked loop；
Fig. 2 is the theory diagram of down-sampling type phase discriminator；
Fig. 3 is sampling type phase discriminator and the schematic diagram of charge pump circuit of the addition gain control that the present invention is embodied as；
Fig. 4 is the concrete structure of delay cell in the structure of pulser circuit and Time-Series analysis and circuit.
Detailed description of the invention
Below with reference to accompanying drawing, the preferred embodiments of the present invention are described in detail；Should be appreciated that preferred embodiment only for The present invention is described rather than in order to limit the scope of the invention.
The sampling type phase discriminator adding gain control and the circuit diagram of electric charge pump that the present invention is embodied as are as it is shown on figure 3, its wraps Include
Two sampling hold circuits sampling a pair differential signal of voltage controlled oscillator output, each sampling hold circuit includes One switch and an electric capacity, reference signal controls Guan Bi and the disconnection of switch, and during switch Guan Bi, the output of voltage controlled oscillator is connected to On electric capacity, after switching off, the voltage sampled is maintained on electric capacity；
One pulser, is non-overlapping between its output and reference signal, and the pulse width of pulser output is only reference A cycle part for signal；
One transconductance type electric charge pump, including upper current source, lower current source, upper switch and lower switch, described upper current source and lower electric current The control that the Control of Voltage that source obtains after being sampled by voltage-controlled oscillator respectively, described upper switch and lower switch are exported by pulser System；After the output of voltage controlled oscillator is sampled by reference signal, the switch of electric charge pump opened by pulser, allows and carries phase information Electric current inject follow-up electric capacity.
Its operation principle is as follows: be non-overlapping between output Pul and reference signal Ref of pulser, its pulse width For τpul.So, not only can realize KdIt is down to the τ before no pulsing devicepul/Tref, TrefCycle for reference signal. The sampling hold circuit in one such as Fig. 2 can also be saved in each sample path.Defeated to voltage controlled oscillator of reference signal Ref Go out VpWith VnV is obtained after samplingsampAnd Vsamn, then the switch of electric charge pump just opened by pulser, and allowing size is Icp=gmVsam Electric current injection ring path filter.After introducing gain control, repairing positive charge pump feedback oscillator formula is:
K d = 2 A v c o · g m · τ p u l T r e f = 2 A v c o · 2 I c p V g s , e f f · τ p u l T r e f - - - ( 2 )
Fig. 4 is the concrete structure of delay cell in the structure of pulser circuit and Time-Series analysis and circuit.The sequential of pulser is divided Analysis: Ref2The time delay of 2 phase inverters is postponed relative to Ref；Ref3The time delay of 3 phase inverters is postponed relative to Ref.Postpone single Containing two phase inverters in unit, one is the same with its excess-three phase inverter, therefore has identical time delay, another time delay by VtuneVoltage swing controls, therefore Ref4Relative to the time delay that Ref has 3 phase inverters plus a Controled delay.The rising edge of Pul The trailing edge of distance Ref same period has the time delay of 3 phase inverters, then pulse width τpulFor VtuneControlled time delay.
The foregoing is only the preferred embodiments of the present invention, be not limited to the present invention, it is clear that those skilled in the art is permissible The present invention is carried out various change and modification without departing from the spirit and scope of the present invention.So, if the present invention these amendment and Modification belongs within the scope of the claims in the present invention and equivalent technologies thereof, then the present invention is also intended to comprise these changes and modification exists In.

Claims (2)

1. the down-sampling type phase discriminator of a band gain control and charge pump circuit, it is characterised in that: include
Two sampling hold circuits sampling a pair differential signal of voltage controlled oscillator output, each sampling hold circuit includes one Switch and an electric capacity, reference signal controls Guan Bi and the disconnection of switch, and during switch Guan Bi, the output of voltage controlled oscillator is connected to electric capacity On, after switching off, the voltage sampled is maintained on electric capacity；
One pulser, is non-overlapping between its output and reference signal, and the pulse width of pulser output is only reference signal Cycle a part；
One transconductance type electric charge pump, divides including upper current source, lower current source, upper switch and lower switch, described upper current source and lower current source The control that the Control of Voltage obtained after not being sampled by voltage-controlled oscillator, described upper switch and lower switch are exported by pulser；Ginseng Examining after the output of voltage controlled oscillator sampled by signal, the switch of transconductance type electric charge pump opened by pulser, allows and carries phase information Electric current inject follow-up electric capacity.
The down-sampling type phase discriminator of band gain control the most according to claim 1 and charge pump circuit, it is characterised in that: upper electric current Source with above switch on the product of time equal to lower current source with under switch on the product of time.
CN201610178787.XA 2016-03-24 2016-03-24 Lower-sampling type phase discriminator and charge-pump circuit with gain control Pending CN105846817A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610178787.XA CN105846817A (en) 2016-03-24 2016-03-24 Lower-sampling type phase discriminator and charge-pump circuit with gain control

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610178787.XA CN105846817A (en) 2016-03-24 2016-03-24 Lower-sampling type phase discriminator and charge-pump circuit with gain control

Publications (1)

Publication Number Publication Date
CN105846817A true CN105846817A (en) 2016-08-10

Family

ID=56583647

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610178787.XA Pending CN105846817A (en) 2016-03-24 2016-03-24 Lower-sampling type phase discriminator and charge-pump circuit with gain control

Country Status (1)

Country Link
CN (1) CN105846817A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106788417A (en) * 2016-11-22 2017-05-31 中国科学技术大学 Using the low-noise phase-locked loop circuit of sub-sampling technology
CN110798208A (en) * 2019-10-26 2020-02-14 复旦大学 Sub-sampling phase-locked loop and rapid locking method thereof
CN113452365A (en) * 2021-07-05 2021-09-28 广东工业大学 Automatic frequency correction circuit and correction method suitable for under-sampling phase-locked loop
CN117176142A (en) * 2023-08-30 2023-12-05 上海钫铖微电子有限公司 Robust Proportional-Integral Sampling Phase-Locked Loop

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102263554A (en) * 2010-05-26 2011-11-30 中国科学院微电子研究所 Phase-locked loop frequency synthesizer structure for improving in-band phase noise performance
US20140176204A1 (en) * 2012-10-24 2014-06-26 Ipgoal Microelectronics (Sichuan) Co., Ltd. Phase locked loop system and working method thereof
CN104579323A (en) * 2014-08-22 2015-04-29 魏建军 Second-level frequency-phase detection charge pump phase-locked loop

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102263554A (en) * 2010-05-26 2011-11-30 中国科学院微电子研究所 Phase-locked loop frequency synthesizer structure for improving in-band phase noise performance
US20140176204A1 (en) * 2012-10-24 2014-06-26 Ipgoal Microelectronics (Sichuan) Co., Ltd. Phase locked loop system and working method thereof
CN104579323A (en) * 2014-08-22 2015-04-29 魏建军 Second-level frequency-phase detection charge pump phase-locked loop

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
XIANG GAO, ERIC KLUMPERINK等: "A Low Noise Sub-Sampling PLL in Which Divider Noise is Eliminated and PD/CP Noise is NotMultiplied by N2", 《IEEE JOURNAL OF SOLID-STATE CIRCUITS》 *
XIANG GAO, ERIC KLUMPERINK等: "Sub-Sampling PLL Techniques", 《CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2015 IEEE》 *

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106788417A (en) * 2016-11-22 2017-05-31 中国科学技术大学 Using the low-noise phase-locked loop circuit of sub-sampling technology
CN110798208A (en) * 2019-10-26 2020-02-14 复旦大学 Sub-sampling phase-locked loop and rapid locking method thereof
CN110798208B (en) * 2019-10-26 2023-06-27 复旦大学 Subsampled phase-locked loop and quick locking method thereof
CN113452365A (en) * 2021-07-05 2021-09-28 广东工业大学 Automatic frequency correction circuit and correction method suitable for under-sampling phase-locked loop
CN113452365B (en) * 2021-07-05 2022-08-09 广东工业大学 Automatic frequency correction circuit and correction method suitable for under-sampling phase-locked loop
CN117176142A (en) * 2023-08-30 2023-12-05 上海钫铖微电子有限公司 Robust Proportional-Integral Sampling Phase-Locked Loop

Similar Documents

Publication Publication Date Title
CN105846817A (en) Lower-sampling type phase discriminator and charge-pump circuit with gain control
US7737743B1 (en) Phase-locked loop including sampling phase detector and charge pump with pulse width control
US5057793A (en) Frequency synthesizer PLL having digital and analog phase detectors
CN101359910B (en) Phase locked loop, voltage controlled oscillator, and phase-frequency detector
US9197224B2 (en) Circuits and methods for a combined phase detector
CN205792523U (en) Broadband multi-phase clock forming circuit
CN106559072B (en) Self-biased phase-locked loop
US20030141936A1 (en) All-digital frequency synthesis with non-linear differential term for handling frequency perturbations
CN105871372A (en) Downsampling phase locked loop for preventing in-band noise from being amplified to square times of frequency dividing ratio
US8860511B2 (en) Frequency divider and PLL circuit
Chiang et al. 14.7 A 300GHz frequency synthesizer with 7.9% locking range in 90nm SiGe BiCMOS
CN109644001A (en) Phaselocked loop with sampling phase detectors
CN101877589A (en) Phase-locked loop circuit
US10389368B1 (en) Dual path phase-locked loop circuit
Cai et al. A dividerless PLL with low power and low reference spur by aperture-phase detector and phase-to-analog converter
Priyanka et al. Enhanced digital synthesized phase locked loop with high frequency compensation and clock generation
CN114244353A (en) Quick start crystal oscillator based on secondary injection and phase-locked loop technology
TWI812834B (en) Apparatus and method for automatic search of sub-sampling phase locked loop (ss-pll) locking acquisition
CN208986918U (en) A kind of delay phase-locked loop, clock system and communication equipment
CN101447788A (en) Circuit for generating phase-locked loop locking signal
CN110071718A (en) A kind of sub-sampling phase discriminator and its phaselocked loop
CN101826869B (en) Phaselocked loop circuit comprising double current source charge pump and double comparator reset circuit
CN103887966B (en) Charge pump realizes circuit
Schober et al. A 1.25 mW 0.8–28.2 GHz charge pump PLL with 0.82 ps RMS jitter in all-digital 40nm CMOS
CN105356864B (en) A kind of reference clock detection circuit and its method

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20160810

RJ01 Rejection of invention patent application after publication