CN101485089B - 电子电路及其方法 - Google Patents
电子电路及其方法 Download PDFInfo
- Publication number
- CN101485089B CN101485089B CN2007800252636A CN200780025263A CN101485089B CN 101485089 B CN101485089 B CN 101485089B CN 2007800252636 A CN2007800252636 A CN 2007800252636A CN 200780025263 A CN200780025263 A CN 200780025263A CN 101485089 B CN101485089 B CN 101485089B
- Authority
- CN
- China
- Prior art keywords
- module
- condition
- signal
- pvt
- voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/003—Modifications for increasing the reliability for protection
- H03K19/00369—Modifications for compensating variations of temperature, supply voltage or other physical parameters
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Semiconductor Integrated Circuits (AREA)
- Amplifiers (AREA)
Abstract
Description
Claims (8)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP06300442 | 2006-05-05 | ||
EP06300442.8 | 2006-05-05 | ||
PCT/IB2007/051630 WO2007129259A2 (en) | 2006-05-05 | 2007-05-02 | Electronic circuit and method therefor |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101485089A CN101485089A (zh) | 2009-07-15 |
CN101485089B true CN101485089B (zh) | 2012-11-28 |
Family
ID=38565902
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2007800252636A Active CN101485089B (zh) | 2006-05-05 | 2007-05-02 | 电子电路及其方法 |
Country Status (5)
Country | Link |
---|---|
US (1) | US8106705B2 (zh) |
EP (1) | EP2020084A2 (zh) |
JP (1) | JP5096459B2 (zh) |
CN (1) | CN101485089B (zh) |
WO (1) | WO2007129259A2 (zh) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101473437B (zh) | 2006-06-20 | 2011-01-12 | Nxp股份有限公司 | 集成电路以及采用该集成电路的装置 |
GB2484442B (en) * | 2009-07-28 | 2013-12-25 | Skyworks Solutions Inc | Process, voltage, and temperature sensor |
US8384468B2 (en) * | 2009-11-03 | 2013-02-26 | Stmicroelectronics International N.V. | Multi-supply voltage compatible I/O ring |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4691127A (en) * | 1984-12-05 | 1987-09-01 | U.S. Philips Corporation | Adaptive electronic buffer system having consistent operating characteristics |
US5047670A (en) * | 1988-05-25 | 1991-09-10 | Texas Instruments Incorporated | BiCMOS TTL input buffer |
US6380797B1 (en) * | 2000-10-25 | 2002-04-30 | National Semiconductor Corporation | High speed low voltage differential signal driver circuit having low sensitivity to fabrication process variation, noise, and operating temperature variation |
US6690192B1 (en) * | 2002-10-16 | 2004-02-10 | Pericom Semiconductor Corp. | Current-compensated CMOS output buffer adjusting edge rate for process, temperature, and Vcc variations |
US6903601B1 (en) * | 2003-08-14 | 2005-06-07 | National Semiconductor Corporation | Reference voltage generator for biasing a MOSFET with a constant ratio of transconductance and drain current |
CN101485088A (zh) * | 2006-05-03 | 2009-07-15 | 皇家飞利浦电子股份有限公司 | 甚低功率的模拟补偿电路 |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3146513B2 (ja) * | 1991-05-21 | 2001-03-19 | 日本電気株式会社 | 半導体集積回路装置 |
JP3106555B2 (ja) * | 1991-06-28 | 2000-11-06 | スズキ株式会社 | 自動二輪車 |
AUPN732395A0 (en) * | 1995-12-22 | 1996-01-25 | Xenotech Research Pty Ltd | Image conversion and encoding techniques |
JPH1022742A (ja) * | 1996-07-02 | 1998-01-23 | Fujitsu Ltd | 半導体集積回路装置 |
US5958026A (en) * | 1997-04-11 | 1999-09-28 | Xilinx, Inc. | Input/output buffer supporting multiple I/O standards |
IT1303209B1 (it) * | 1998-12-03 | 2000-10-30 | Cselt Centro Studi Lab Telecom | Dispositivo per la compensazione delle variazioni dei parametridi processo ed operativi in circuiti integrati in tecnologia cmos |
US6380758B1 (en) * | 2000-09-29 | 2002-04-30 | Intel Corporation | Impedance control for wide range loaded signals using distributed methodology |
US6556022B2 (en) * | 2001-06-29 | 2003-04-29 | Intel Corporation | Method and apparatus for local parameter variation compensation |
JP2003173213A (ja) * | 2001-12-06 | 2003-06-20 | Seiko Epson Corp | バイアス電圧発生回路、半導体装置、cmos基準電圧発生回路及び電源監視回路 |
US6670821B2 (en) * | 2002-01-02 | 2003-12-30 | Broadcom Corporation | Methods and systems for sensing and compensating for process, voltage, temperature, and load variations |
US7524108B2 (en) * | 2003-05-20 | 2009-04-28 | Toshiba American Electronic Components, Inc. | Thermal sensing circuits using bandgap voltage reference generators without trimming circuitry |
US6856173B1 (en) * | 2003-09-05 | 2005-02-15 | Freescale Semiconductor, Inc. | Multiplexing of digital signals at multiple supply voltages in an integrated circuit |
US7218169B2 (en) * | 2003-12-23 | 2007-05-15 | Agere Syatems Inc. | Reference compensation circuit |
US7427158B2 (en) * | 2005-01-13 | 2008-09-23 | Kabushiki Kaisha Toshiba | Advanced thermal sensor |
WO2007034384A2 (en) | 2005-09-20 | 2007-03-29 | Nxp B.V. | Single threshold and single conductivity type logic |
WO2007042970A1 (en) | 2005-10-07 | 2007-04-19 | Nxp B.V. | Single threshold and single conductivity type amplifier/buffer |
-
2007
- 2007-05-02 EP EP07735730A patent/EP2020084A2/en not_active Withdrawn
- 2007-05-02 JP JP2009508604A patent/JP5096459B2/ja active Active
- 2007-05-02 CN CN2007800252636A patent/CN101485089B/zh active Active
- 2007-05-02 US US12/299,726 patent/US8106705B2/en active Active
- 2007-05-02 WO PCT/IB2007/051630 patent/WO2007129259A2/en active Application Filing
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4691127A (en) * | 1984-12-05 | 1987-09-01 | U.S. Philips Corporation | Adaptive electronic buffer system having consistent operating characteristics |
US5047670A (en) * | 1988-05-25 | 1991-09-10 | Texas Instruments Incorporated | BiCMOS TTL input buffer |
US6380797B1 (en) * | 2000-10-25 | 2002-04-30 | National Semiconductor Corporation | High speed low voltage differential signal driver circuit having low sensitivity to fabrication process variation, noise, and operating temperature variation |
US6690192B1 (en) * | 2002-10-16 | 2004-02-10 | Pericom Semiconductor Corp. | Current-compensated CMOS output buffer adjusting edge rate for process, temperature, and Vcc variations |
US6903601B1 (en) * | 2003-08-14 | 2005-06-07 | National Semiconductor Corporation | Reference voltage generator for biasing a MOSFET with a constant ratio of transconductance and drain current |
CN101485088A (zh) * | 2006-05-03 | 2009-07-15 | 皇家飞利浦电子股份有限公司 | 甚低功率的模拟补偿电路 |
Also Published As
Publication number | Publication date |
---|---|
WO2007129259A3 (en) | 2008-01-10 |
CN101485089A (zh) | 2009-07-15 |
US8106705B2 (en) | 2012-01-31 |
JP5096459B2 (ja) | 2012-12-12 |
JP2009536491A (ja) | 2009-10-08 |
EP2020084A2 (en) | 2009-02-04 |
US20090189649A1 (en) | 2009-07-30 |
WO2007129259A2 (en) | 2007-11-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100301368B1 (ko) | 파워온리셋회로 | |
JP2000112548A (ja) | 基準電圧発生回路 | |
US6429726B1 (en) | Robust forward body bias generation circuit with digital trimming for DC power supply variation | |
US6525587B2 (en) | Semiconductor integrated circuit device including a clock synchronous type logical processing circuit | |
JPH07143108A (ja) | データ通信回路 | |
US8111058B2 (en) | Circuit for generating reference voltage of semiconductor memory apparatus | |
US7940102B2 (en) | Edge rate control for I2C bus applications | |
KR100566302B1 (ko) | 파워업 신호 발생 장치 | |
CN101485089B (zh) | 电子电路及其方法 | |
KR20140079008A (ko) | 파워 온 리셋 회로 | |
US5650973A (en) | PCMCIA power multiplexer integrated circuit with programmable decode | |
JP5482961B2 (ja) | 半導体集積回路および半導体物理量センサ装置 | |
KR100949131B1 (ko) | 반도체 집적 회로 | |
EP2957985B1 (en) | Control circuit and control system | |
JP2000183717A (ja) | 半導体装置 | |
US20040071031A1 (en) | Regulator circuit for independent adjustment of pumps in multiple modes of operation | |
KR101783484B1 (ko) | 가변 저항 회로를 구비한 반도체 집적 회로 | |
KR20150115731A (ko) | 고속 입출력 패드를 위한 바이어스 전압 생성 회로 | |
KR20120103001A (ko) | 파워 온 리셋 회로 및 그것을 포함하는 전자 장치 | |
KR100903273B1 (ko) | 반도체 소자의 전압 스위치 회로 | |
KR100929652B1 (ko) | 전압 분배기 | |
US7482711B2 (en) | Auxiliary power switching arrangement for PCI Express, PC's and similar applications | |
US9698787B1 (en) | Integrated low voltage differential signaling (LVDS) and high-speed current steering logic (HCSL) circuit and method of use | |
US20190079550A1 (en) | Devices and methods for dynamic overvoltage protection in regulators | |
Morrissey et al. | A multi-channel CCD clock driver ASIC for space-based applications |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
ASS | Succession or assignment of patent right |
Owner name: WEIERJI LOGIC CORPORATION Free format text: FORMER OWNER: KONINKL PHILIPS ELECTRONICS NV Effective date: 20100901 |
|
C41 | Transfer of patent application or patent right or utility model | ||
COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: EINDHOVEN, HOLLAND TO: CALIFORNIA, UNITED STATES |
|
TA01 | Transfer of patent application right |
Effective date of registration: 20100901 Address after: California, USA Applicant after: Vilge Logic Address before: Holland Ian Deho Finn Applicant before: Koninkl Philips Electronics NV |
|
ASS | Succession or assignment of patent right |
Owner name: SYNOPSYS INC. Free format text: FORMER OWNER: WEI ERJI LOGIC CO. Effective date: 20111229 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TA01 | Transfer of patent application right |
Effective date of registration: 20111229 Address after: California, USA Applicant after: Synopsys Inc. Address before: California, USA Applicant before: Vilge Logic |
|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant |