US4078947A
(en)
*
|
1976-08-05 |
1978-03-14 |
International Business Machines Corporation |
Method for forming a narrow channel length MOS field effect transistor
|
US4180596A
(en)
*
|
1977-06-30 |
1979-12-25 |
International Business Machines Corporation |
Method for providing a metal silicide layer on a substrate
|
US4231051A
(en)
*
|
1978-06-06 |
1980-10-28 |
Rockwell International Corporation |
Process for producing minimal geometry devices for VSLI applications utilizing self-aligned gates and self-aligned contacts, and resultant structures
|
US4234362A
(en)
*
|
1978-11-03 |
1980-11-18 |
International Business Machines Corporation |
Method for forming an insulator between layers of conductive material
|
US4210465A
(en)
*
|
1978-11-20 |
1980-07-01 |
Ncr Corporation |
CISFET Processing including simultaneous implantation of spaced polycrystalline silicon regions and non-memory FET channel
|
US4276557A
(en)
*
|
1978-12-29 |
1981-06-30 |
Bell Telephone Laboratories, Incorporated |
Integrated semiconductor circuit structure and method for making it
|
US4364166A
(en)
*
|
1979-03-01 |
1982-12-21 |
International Business Machines Corporation |
Semiconductor integrated circuit interconnections
|
NL8002609A
(nl)
*
|
1979-06-11 |
1980-12-15 |
Gen Electric |
Samengestelde geleidende structuur en werkwijze voor het vervaardigen daarvan.
|
FR2461360A1
(fr)
*
|
1979-07-10 |
1981-01-30 |
Thomson Csf |
Procede de fabrication d'un transistor a effet de champ du type dmos a fonctionnement vertical et transistor obtenu par ce procede
|
US4305200A
(en)
*
|
1979-11-06 |
1981-12-15 |
Hewlett-Packard Company |
Method of forming self-registering source, drain, and gate contacts for FET transistor structures
|
JPS5671976A
(en)
*
|
1979-11-19 |
1981-06-15 |
Seiko Epson Corp |
Preparation method of mos type semiconductor system
|
JPS5679473A
(en)
*
|
1979-11-30 |
1981-06-30 |
Mitsubishi Electric Corp |
Preparing method of metal gate film
|
US4287661A
(en)
*
|
1980-03-26 |
1981-09-08 |
International Business Machines Corporation |
Method for making an improved polysilicon conductor structure utilizing reactive-ion etching and thermal oxidation
|
US5202574A
(en)
*
|
1980-05-02 |
1993-04-13 |
Texas Instruments Incorporated |
Semiconductor having improved interlevel conductor insulation
|
JPS56161674A
(en)
*
|
1980-05-16 |
1981-12-12 |
Nec Corp |
Metal oxide semiconductor device
|
JPS5735370A
(en)
*
|
1980-08-12 |
1982-02-25 |
Nec Corp |
Semiconductor device
|
NL186352C
(nl)
*
|
1980-08-27 |
1990-11-01 |
Philips Nv |
Werkwijze ter vervaardiging van een halfgeleiderinrichting.
|
US4622735A
(en)
*
|
1980-12-12 |
1986-11-18 |
Tokyo Shibaura Denki Kabushiki Kaisha |
Method for manufacturing a semiconductor device utilizing self-aligned silicide regions
|
JPS57167677A
(en)
*
|
1981-03-31 |
1982-10-15 |
Fujitsu Ltd |
Semiconductor device and manufacture thereof
|
JPS582068A
(ja)
*
|
1981-06-26 |
1983-01-07 |
Toshiba Corp |
半導体装置およびその製造方法
|
US4441247A
(en)
*
|
1981-06-29 |
1984-04-10 |
Intel Corporation |
Method of making MOS device by forming self-aligned polysilicon and tungsten composite gate
|
JPS584924A
(ja)
*
|
1981-07-01 |
1983-01-12 |
Hitachi Ltd |
半導体装置の電極形成方法
|
US4445266A
(en)
*
|
1981-08-07 |
1984-05-01 |
Mostek Corporation |
MOSFET Fabrication process for reducing overlap capacitance and lowering interconnect impedance
|
DE3132809A1
(de)
*
|
1981-08-19 |
1983-03-10 |
Siemens AG, 1000 Berlin und 8000 München |
Verfahren zum herstellen von integrierten mos-feldeffekttransistoren, insbesondere von komplementaeren mos-feldeffekttransistorenschaltungen mit einer aus metallsiliziden bestehenden zusaetzlichen leiterbahnebene
|
DE3211761A1
(de)
*
|
1982-03-30 |
1983-10-06 |
Siemens Ag |
Verfahren zum herstellen von integrierten mos-feldeffekttransistorschaltungen in siliziumgate-technologie mit silizid beschichteten diffusionsgebieten als niederohmige leiterbahnen
|
US4485550A
(en)
*
|
1982-07-23 |
1984-12-04 |
At&T Bell Laboratories |
Fabrication of schottky-barrier MOS FETs
|
FR2533371B1
(fr)
*
|
1982-09-21 |
1985-12-13 |
Thomson Csf |
Structure de grille pour circuit integre comportant des elements du type grille-isolant-semi-conducteur et procede de realisation d'un circuit integre utilisant une telle structure
|
US4521952A
(en)
*
|
1982-12-02 |
1985-06-11 |
International Business Machines Corporation |
Method of making integrated circuits using metal silicide contacts
|
US4878099A
(en)
*
|
1982-12-08 |
1989-10-31 |
International Rectifier Corporation |
Metallizing system for semiconductor wafers
|
DE3304642A1
(de)
*
|
1983-02-10 |
1984-08-16 |
Siemens AG, 1000 Berlin und 8000 München |
Integrierte halbleiterschaltung mit bipolartransistor-strukturen und verfahren zu ihrer herstellung
|
DE3304588A1
(de)
*
|
1983-02-10 |
1984-08-16 |
Siemens AG, 1000 Berlin und 8000 München |
Verfahren zum herstellen von mos-transistoren mit flachen source/drain-gebieten, kurzen kanallaengen und einer selbstjustierten, aus einem metallsilizid bestehenden kontaktierungsebene
|
US4503601A
(en)
*
|
1983-04-18 |
1985-03-12 |
Ncr Corporation |
Oxide trench structure for polysilicon gates and interconnects
|
US4545116A
(en)
*
|
1983-05-06 |
1985-10-08 |
Texas Instruments Incorporated |
Method of forming a titanium disilicide
|
FR2555365B1
(fr)
*
|
1983-11-22 |
1986-08-29 |
Efcis |
Procede de fabrication de circuit integre avec connexions de siliciure de tantale et circuit integre realise selon ce procede
|
JPS60130844A
(ja)
*
|
1983-12-20 |
1985-07-12 |
Toshiba Corp |
半導体装置の製造方法
|
US4641417A
(en)
*
|
1984-06-25 |
1987-02-10 |
Texas Instruments Incorporated |
Process for making molybdenum gate and titanium silicide contacted MOS transistors in VLSI semiconductor devices
|
US5098854A
(en)
*
|
1984-07-09 |
1992-03-24 |
National Semiconductor Corporation |
Process for forming self-aligned silicide base contact for bipolar transistor
|
US4609568A
(en)
*
|
1984-07-27 |
1986-09-02 |
Fairchild Camera & Instrument Corporation |
Self-aligned metal silicide process for integrated circuits having self-aligned polycrystalline silicon electrodes
|
US5045916A
(en)
*
|
1985-01-22 |
1991-09-03 |
Fairchild Semiconductor Corporation |
Extended silicide and external contact technology
|
US5061986A
(en)
*
|
1985-01-22 |
1991-10-29 |
National Semiconductor Corporation |
Self-aligned extended base contact for a bipolar transistor having reduced cell size and improved electrical characteristics
|
US5227316A
(en)
*
|
1985-01-22 |
1993-07-13 |
National Semiconductor Corporation |
Method of forming self aligned extended base contact for a bipolar transistor having reduced cell size
|
US4635347A
(en)
*
|
1985-03-29 |
1987-01-13 |
Advanced Micro Devices, Inc. |
Method of fabricating titanium silicide gate electrodes and interconnections
|
US4965218A
(en)
*
|
1985-10-21 |
1990-10-23 |
Itt Corporation |
Self-aligned gate realignment employing planarizing overetch
|
NL8800222A
(nl)
*
|
1988-01-29 |
1989-08-16 |
Philips Nv |
Werkwijze voor het vervaardigen van een halfgeleiderinrichting waarbij op zelfregistrerende wijze metaalsilicide wordt aangebracht.
|
JPH01298765A
(ja)
*
|
1988-05-27 |
1989-12-01 |
Fujitsu Ltd |
半導体装置及びその製造方法
|
WO1990001795A1
(en)
*
|
1988-08-12 |
1990-02-22 |
Micron Technology, Inc. |
Self-aligned silicide process in forming semiconductor sidewalls
|
KR920003461A
(ko)
*
|
1990-07-30 |
1992-02-29 |
김광호 |
접촉영역 형성방법 및 그를 이용한 반도체장치의 제조방법
|
US6107194A
(en)
*
|
1993-12-17 |
2000-08-22 |
Stmicroelectronics, Inc. |
Method of fabricating an integrated circuit
|
US6284584B1
(en)
|
1993-12-17 |
2001-09-04 |
Stmicroelectronics, Inc. |
Method of masking for periphery salicidation of active regions
|
JPH07263684A
(ja)
*
|
1994-03-25 |
1995-10-13 |
Mitsubishi Electric Corp |
電界効果トランジスタの製造方法
|
US5545574A
(en)
*
|
1995-05-19 |
1996-08-13 |
Motorola, Inc. |
Process for forming a semiconductor device having a metal-semiconductor compound
|
JP3389075B2
(ja)
*
|
1997-10-01 |
2003-03-24 |
株式会社東芝 |
半導体装置の製造方法
|
US6894355B1
(en)
*
|
2002-01-11 |
2005-05-17 |
Advanced Micro Devices, Inc. |
Semiconductor device with silicide source/drain and high-K dielectric
|
US6599831B1
(en)
*
|
2002-04-30 |
2003-07-29 |
Advanced Micro Devices, Inc. |
Metal gate electrode using silicidation and method of formation thereof
|
JP2005150217A
(ja)
*
|
2003-11-12 |
2005-06-09 |
Fujitsu Ltd |
半導体装置及びその製造方法
|
KR100550345B1
(ko)
*
|
2004-10-11 |
2006-02-08 |
삼성전자주식회사 |
반도체 장치의 실리사이드막 형성방법
|
JP4733609B2
(ja)
*
|
2006-10-10 |
2011-07-27 |
富士通セミコンダクター株式会社 |
半導体装置及びその製造方法
|
US8994489B2
(en)
|
2011-10-19 |
2015-03-31 |
Micron Technology, Inc. |
Fuses, and methods of forming and using fuses
|
US9252188B2
(en)
|
2011-11-17 |
2016-02-02 |
Micron Technology, Inc. |
Methods of forming memory cells
|
US8723155B2
(en)
|
2011-11-17 |
2014-05-13 |
Micron Technology, Inc. |
Memory cells and integrated devices
|
US9553262B2
(en)
|
2013-02-07 |
2017-01-24 |
Micron Technology, Inc. |
Arrays of memory cells and methods of forming an array of memory cells
|
US9881971B2
(en)
|
2014-04-01 |
2018-01-30 |
Micron Technology, Inc. |
Memory arrays
|
US9343506B2
(en)
|
2014-06-04 |
2016-05-17 |
Micron Technology, Inc. |
Memory arrays with polygonal memory cells having specific sidewall orientations
|
CN112928153B
(zh)
*
|
2019-12-05 |
2023-07-04 |
中芯国际集成电路制造(天津)有限公司 |
半导体结构及其形成方法
|