BR112015031803A2 - método de gravação de dados e sistema de memória - Google Patents

método de gravação de dados e sistema de memória

Info

Publication number
BR112015031803A2
BR112015031803A2 BR112015031803A BR112015031803A BR112015031803A2 BR 112015031803 A2 BR112015031803 A2 BR 112015031803A2 BR 112015031803 A BR112015031803 A BR 112015031803A BR 112015031803 A BR112015031803 A BR 112015031803A BR 112015031803 A2 BR112015031803 A2 BR 112015031803A2
Authority
BR
Brazil
Prior art keywords
data
memory system
memory
changed
recording method
Prior art date
Application number
BR112015031803A
Other languages
English (en)
Inventor
Jiang Dejun
Xia Fei
Xiong Jin
Original Assignee
Huawei Tech Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Tech Co Ltd filed Critical Huawei Tech Co Ltd
Publication of BR112015031803A2 publication Critical patent/BR112015031803A2/pt

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0811—Multiuser, multiprocessor or multiprocessing cache systems with multilevel cache hierarchies
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0804—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with main memory updating
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0866—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches for peripheral storage systems, e.g. disk cache
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/109—Address translation for multiple virtual address spaces, e.g. segmentation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0877—Cache access modes
    • G06F12/0879—Burst mode
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0893—Caches characterised by their organisation or structure
    • G06F12/0897—Caches characterised by their organisation or structure with two or more cache hierarchy levels
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/28—Using a specific disk cache architecture
    • G06F2212/283—Plural cache memories
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/65—Details of virtual memory and virtual address translation
    • G06F2212/657—Virtual address space management
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)

Abstract

resumo “método de gravação de dados e sistema de memória” as modalidades da presente invenção fornecem um método de gravação de dados e um sistema de memória. o método é aplicado a um sistema de memória que inclui pelo menos um controlador de memória e um dispositivo de memória, e o método inclui: receber, pelo controlador de memória, informações de alteração enviadas por um armazenamento intermediário de provisão, em que as informações de alteração são informações que são geradas após o armazenamento intermediário de provisão dividir uma primeira linha de armazenamento intermediário de provisão a ser gravada de um armazenamento intermediário de provisão de último nível llc em pelo menos um bloco de dados e que são usadas para indicar se os dados em cada bloco de dados são alterados; enviar, para cada bloco de dados alterado no qual os dados são alterados, pelo controlador de memória em conformidade com as informações de alteração, um endereço de coluna correspondente e dados correspondentes ao dispositivos de memória; e ignorar a realização, para um bloco de dados no qual os dados não são alterados, pelo controlador de memória em conformidade com as informações de alteração, uma gravação. portanto, os objetivos para gravar rapidamente dados válidos, reduzir o consumo de energia de um sistema de memória e melhorar o desempenho do sistema de memória são alcançados. 1/1
BR112015031803A 2013-06-29 2014-06-17 método de gravação de dados e sistema de memória BR112015031803A2 (pt)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201310270239.6A CN104252420B (zh) 2013-06-29 2013-06-29 数据写入方法及内存***
PCT/CN2014/080073 WO2014206220A1 (zh) 2013-06-29 2014-06-17 数据写入方法及内存***

Publications (1)

Publication Number Publication Date
BR112015031803A2 true BR112015031803A2 (pt) 2017-07-25

Family

ID=52141031

Family Applications (1)

Application Number Title Priority Date Filing Date
BR112015031803A BR112015031803A2 (pt) 2013-06-29 2014-06-17 método de gravação de dados e sistema de memória

Country Status (9)

Country Link
US (1) US20160110286A1 (pt)
EP (1) EP2998867B1 (pt)
JP (1) JP6159478B2 (pt)
KR (1) KR101785189B1 (pt)
CN (2) CN107577614B (pt)
AU (1) AU2014301874B2 (pt)
BR (1) BR112015031803A2 (pt)
RU (1) RU2621611C1 (pt)
WO (1) WO2014206220A1 (pt)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111857822B (zh) * 2016-08-05 2024-04-05 中科寒武纪科技股份有限公司 一种运算装置及其操作方法
CN109324982B (zh) * 2017-07-31 2023-06-27 上海华为技术有限公司 一种数据处理方法以及数据处理装置
US20210200695A1 (en) * 2019-12-27 2021-07-01 Advanced Micro Devices, Inc. Staging memory access requests
CN113918508A (zh) * 2021-12-15 2022-01-11 苏州浪潮智能科技有限公司 一种缓存加速方法、装置、设备及可读存储介质
WO2023115319A1 (zh) * 2021-12-21 2023-06-29 华为技术有限公司 一种数据存储方法、存储装置及设备

Family Cites Families (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02113353A (ja) * 1988-10-24 1990-04-25 Hitachi Ltd 半導体メモリ
JPH03164849A (ja) * 1989-11-22 1991-07-16 Matsushita Electric Ind Co Ltd マイクロプロセッサおよびマイクロプロセッサシステム
RU2010318C1 (ru) * 1991-10-28 1994-03-30 Институт точной механики и вычислительной техники им.С.А.Лебедева РАН Устройство управления памятью
JPH05282208A (ja) * 1992-04-03 1993-10-29 Hitachi Ltd キャッシュメモリ制御方式
US5459842A (en) * 1992-06-26 1995-10-17 International Business Machines Corporation System for combining data from multiple CPU write requests via buffers and using read-modify-write operation to write the combined data to the memory
EP0683457A1 (en) * 1994-05-20 1995-11-22 Advanced Micro Devices, Inc. A computer system including a snoop control circuit
JP3204295B2 (ja) * 1997-03-31 2001-09-04 日本電気株式会社 キャッシュメモリシステム
US6658533B1 (en) * 2000-09-21 2003-12-02 Intel Corporation Method and apparatus for write cache flush and fill mechanisms
JP2004246754A (ja) * 2003-02-17 2004-09-02 Renesas Technology Corp 半導体記憶装置およびその制御装置
JP4009306B2 (ja) * 2003-11-18 2007-11-14 松下電器産業株式会社 キャッシュメモリおよびその制御方法
DE602004016972D1 (de) * 2004-06-16 2008-11-20 Freescale Semiconductor Inc Datum-Pufferspeichersystem
KR100575004B1 (ko) * 2005-01-15 2006-04-28 삼성전자주식회사 버스트 동작이 가능한 에스램 메모리 장치
KR101443231B1 (ko) * 2007-11-27 2014-09-19 삼성전자주식회사 라이트-백 동작시 라이트-백 데이터의 버스트 길이를조절할 수 있는 캐시 메모리와 이를 포함하는 시스템
US8001331B2 (en) * 2008-04-17 2011-08-16 Arm Limited Efficiency of cache memory operations
US8700840B2 (en) * 2009-01-05 2014-04-15 SanDisk Technologies, Inc. Nonvolatile memory with write cache having flush/eviction methods
US8464002B2 (en) * 2009-10-14 2013-06-11 Board Of Regents Of The University Of Texas System Burst-based cache dead block prediction
US8924652B2 (en) * 2009-11-23 2014-12-30 Marvell Israel (M.I.S.L.) Ltd. Simultaneous eviction and cleaning operations in a cache
CN102135941B (zh) * 2010-08-26 2013-09-11 华为技术有限公司 从缓存写数据到内存的方法和装置
CN102012850B (zh) * 2010-12-09 2012-09-12 首都师范大学 基于硬件监视和微包协议的关键数据恢复方法
RU2487398C1 (ru) * 2011-12-13 2013-07-10 Общество с ограниченной ответственностью "ЛАН-ПРОЕКТ" Способ формирования виртуальной памяти и устройство для его реализации
WO2013097246A1 (zh) * 2011-12-31 2013-07-04 华为技术有限公司 高速缓冲存储器控制方法、装置和***
CN102662992B (zh) * 2012-03-14 2014-10-08 北京搜狐新媒体信息技术有限公司 一种海量小文件的存储、访问方法及装置
CN102999441B (zh) * 2012-11-15 2015-06-17 清华大学 一种细粒度内存访问的方法
WO2015127327A1 (en) * 2014-02-23 2015-08-27 Rambus Inc. Distributed procedure execution and file systems on a memory interface

Also Published As

Publication number Publication date
EP2998867B1 (en) 2019-09-18
EP2998867A4 (en) 2016-07-06
KR20160014053A (ko) 2016-02-05
AU2014301874A1 (en) 2016-01-21
CN107577614A (zh) 2018-01-12
WO2014206220A1 (zh) 2014-12-31
US20160110286A1 (en) 2016-04-21
JP6159478B2 (ja) 2017-07-05
AU2014301874B2 (en) 2017-05-04
RU2621611C1 (ru) 2017-06-06
CN104252420A (zh) 2014-12-31
CN104252420B (zh) 2017-08-29
CN107577614B (zh) 2020-10-16
JP2016524251A (ja) 2016-08-12
EP2998867A1 (en) 2016-03-23
KR101785189B1 (ko) 2017-10-12

Similar Documents

Publication Publication Date Title
BR132022012101E2 (pt) Método, sistema de computação, sistema de computador e mídia de armazenamento legível por computador para controlar seleção de uma conexão de terminal de inicialização por um intermediário de terminal
BR112015029848A2 (pt) dispositivo de memória híbrido
BR112015031803A2 (pt) método de gravação de dados e sistema de memória
BR112017006639A2 (pt) método, aparelho e sistema de gravação de dados
BR112019004916A2 (pt) método e dispositivo para gravar dados armazenados no meio de armazenamento com base na memória flash
WO2014139466A3 (en) Data cache system and method
WO2013188477A3 (en) Storage control system with data management
BR112012007445A2 (pt) dados de treinamento de face compartilhados
JP2016524775A5 (pt)
BR112014032471A2 (pt) cartucho de toner recarregado com maior rendimento
BRPI0809982A2 (pt) Métodos de projeto e memória de acesso aleatório magnetorresistiva de transferência de torque por meio de spin.
WO2012082416A3 (en) Cpu in memory cache architecture
BR112015026474A2 (pt) gerenciamento de acesso a uma unidade híbrida em modo de economia de energia
GB2496804A (en) Sequential access storage and data de-duplication
WO2012015766A3 (en) Cache memory that supports tagless addressing
BR112015018950A2 (pt) máscara de memória de alteração de fase
BR112018007547A2 (pt) adaptação relacionada à tela de conteúdo ambisonic de alta ordem (hoa)
BR112014020806A8 (pt) Método e aparelho para a colocação de dados derivados de conteúdo na memória
IN2015DN02935A (pt)
BR112015026451A2 (pt) gerenciamento de dados sujos para unidades híbridas
BR112016007295A2 (pt) método, servidor, meio legível por computador e programa de computador de otimização de execução de consultas em um armazenamento de dados
BR112015019392A2 (pt) gerenciamento de latência de memória
WO2015020900A3 (en) Method and device for error correcting code (ecc) error handling
BR112016004403A8 (pt) sistema, método e meio de armazenamento legível por computador para refinamento inteligente de pesquisa
GB2532667A (en) Memory management

Legal Events

Date Code Title Description
B27A Filing of a green patent (patente verde) [chapter 27.1 patent gazette]
B06F Objections, documents and/or translations needed after an examination request according [chapter 6.6 patent gazette]
B08F Application dismissed because of non-payment of annual fees [chapter 8.6 patent gazette]

Free format text: REFERENTE A 5A ANUIDADE.

B08K Patent lapsed as no evidence of payment of the annual fee has been furnished to inpi [chapter 8.11 patent gazette]

Free format text: EM VIRTUDE DO ARQUIVAMENTO PUBLICADO NA RPI 2518 DE 09-04-2019 E CONSIDERANDO AUSENCIA DE MANIFESTACAO DENTRO DOS PRAZOS LEGAIS, INFORMO QUE CABE SER MANTIDO O ARQUIVAMENTO DO PEDIDO DE PATENTE, CONFORME O DISPOSTO NO ARTIGO 12, DA RESOLUCAO 113/2013.

B350 Update of information on the portal [chapter 15.35 patent gazette]