BE876628A - Procede et circuit pour l'execution de controles d'erreurs dans des systemes a memoire de calculateurs numeriques - Google Patents
Procede et circuit pour l'execution de controles d'erreurs dans des systemes a memoire de calculateurs numeriquesInfo
- Publication number
- BE876628A BE876628A BE2/57829A BE2057829A BE876628A BE 876628 A BE876628 A BE 876628A BE 2/57829 A BE2/57829 A BE 2/57829A BE 2057829 A BE2057829 A BE 2057829A BE 876628 A BE876628 A BE 876628A
- Authority
- BE
- Belgium
- Prior art keywords
- circuit
- memory systems
- performing error
- digital computers
- error checks
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
- G06F11/1044—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices with specific ECC/EDC distribution
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19782823457 DE2823457C2 (de) | 1978-05-30 | 1978-05-30 | Schaltungsanordnung zur Fehlerüberwachung eines Speichers einer digitalen Rechenanlage |
Publications (1)
Publication Number | Publication Date |
---|---|
BE876628A true BE876628A (fr) | 1979-11-30 |
Family
ID=6040486
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
BE2/57829A BE876628A (fr) | 1978-05-30 | 1979-05-30 | Procede et circuit pour l'execution de controles d'erreurs dans des systemes a memoire de calculateurs numeriques |
Country Status (4)
Country | Link |
---|---|
BE (1) | BE876628A (xx) |
BR (1) | BR7902981A (xx) |
DE (1) | DE2823457C2 (xx) |
FR (1) | FR2427647A1 (xx) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5177743A (en) * | 1982-02-15 | 1993-01-05 | Hitachi, Ltd. | Semiconductor memory |
JPS58139399A (ja) * | 1982-02-15 | 1983-08-18 | Hitachi Ltd | 半導体記憶装置 |
US4943967A (en) * | 1982-02-15 | 1990-07-24 | Hitachi, Ltd. | Semiconductor memory with an improved dummy cell arrangement and with a built-in error correction code circuit |
DE3470242D1 (en) * | 1983-10-05 | 1988-05-05 | Nippon Musical Instruments Mfg | Data processing circuit for digital audio system |
DE3612730A1 (de) * | 1986-04-16 | 1987-10-22 | Ant Nachrichtentech | Prozessor-system |
JP2617026B2 (ja) * | 1989-12-22 | 1997-06-04 | インターナショナル・ビジネス・マシーンズ・コーポレーション | 障害余裕性メモリ・システム |
US5177744A (en) * | 1990-09-04 | 1993-01-05 | International Business Machines Corporation | Method and apparatus for error recovery in arrays |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3037697A (en) * | 1959-06-17 | 1962-06-05 | Honeywell Regulator Co | Information handling apparatus |
NL149927B (nl) * | 1968-02-19 | 1976-06-15 | Philips Nv | Woordgeorganiseerd geheugen. |
US3685015A (en) * | 1970-10-06 | 1972-08-15 | Xerox Corp | Character bit error detection and correction |
US3737870A (en) * | 1972-04-24 | 1973-06-05 | Ibm | Status switching arrangement |
US3794819A (en) * | 1972-07-03 | 1974-02-26 | Advanced Memory Syst Inc | Error correction method and apparatus |
GB1472885A (en) * | 1974-05-01 | 1977-05-11 | Int Computers Ltd | Digital code conversion arrangements |
FR2319953A1 (fr) * | 1975-07-28 | 1977-02-25 | Labo Cent Telecommunicat | Dispositif de reconfiguration de memoire |
-
1978
- 1978-05-30 DE DE19782823457 patent/DE2823457C2/de not_active Expired
-
1979
- 1979-05-15 BR BR7902981A patent/BR7902981A/pt unknown
- 1979-05-30 BE BE2/57829A patent/BE876628A/xx not_active IP Right Cessation
- 1979-05-30 FR FR7913779A patent/FR2427647A1/fr not_active Withdrawn
Also Published As
Publication number | Publication date |
---|---|
DE2823457A1 (de) | 1979-12-13 |
BR7902981A (pt) | 1979-11-27 |
DE2823457C2 (de) | 1982-12-30 |
FR2427647A1 (fr) | 1979-12-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
BE837039A (fr) | Procede et dispositif pour le controle d'une memoire numerique | |
FR2413751B1 (fr) | Procede de traitement d'une memoire tampon | |
JPS56145456A (en) | Improvement in electronic multiprocessor system for logic and digital data processing | |
GB2022885B (en) | Cache memory for and method of operating a data processingsystem | |
FR2317731A1 (fr) | Memoire hierarchisee pour ordinateur | |
DE69131637D1 (de) | Registerhaltige Datenbearbeitung in einem Prozessor mit reduziertem Befehlssatz | |
ES500411A0 (es) | Un metodo de tratamiento de error en relacion con la elabo- racion de datos | |
FR2433223B1 (fr) | Circuit de lecture/ecriture pour une memoire | |
FR2344057A1 (fr) | Procede et dispositif a memoire de collation pour la copie d'un document original constitue de plusieurs pages ordonnees | |
FR2275845A1 (fr) | Procede et dispositif pour la separation et l'acces aux disques d'une memoire a disques magnetiques souples | |
BE860234A (fr) | Procede d'oxydation du soufre et des composes du soufre | |
DE3482063D1 (de) | Prozessor zu datenverarbeitung in funktion von programmspeicherinstruktionen. | |
BE872541A (fr) | Procede et dispositif pour reduire l'importance d'erreurs dans des images tomographiques formees a l'aide d'une calculatrice | |
FR2341897A1 (fr) | Additionneur a ligne de propagation et procede d'addition binaire | |
GB2031194B (en) | Universal arrangement for the exchange of data between thememories of a computer and the processing devices of witchit is made up | |
MX158846A (es) | Mejoras en computadora digital | |
BE876628A (fr) | Procede et circuit pour l'execution de controles d'erreurs dans des systemes a memoire de calculateurs numeriques | |
BE881329A (fr) | Procede d'acces a une memoire remanente a acces direct et dispositif de memoire | |
BR8200056A (pt) | Processo de operar uma maquina de reproducao e aperfeicoamento em maquina de reproducao | |
BE876171A (fr) | Perfectionnements relatifs a des systemes d'acquisition et de traitement de donnees | |
FR2548409B1 (fr) | Procede pour la fabrication de cartes a memoire, installation et cartes a memoire obtenues | |
BE841694A (fr) | Procede et calculateur pour l'execution d'instructions de donnees | |
BE858239A (fr) | Procede de traitement d'information | |
FR2530854B1 (fr) | Procede d'execution d'un traitement mathematique a l'aide d'une memoire permanente et dispositif d'adressage pour sa mise en oeuvre | |
FR2335909A1 (fr) | Procede et circuit de commande d'une memoire a semi-conducteurs |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RE | Patent lapsed |
Owner name: INTERNATIONAL STANDARD ELECTRIC CORP. Effective date: 19840530 |