ATE517492T1 - Vorverzerrungs- und rückentzerrungsschaltung. - Google Patents
Vorverzerrungs- und rückentzerrungsschaltung.Info
- Publication number
- ATE517492T1 ATE517492T1 AT06780219T AT06780219T ATE517492T1 AT E517492 T1 ATE517492 T1 AT E517492T1 AT 06780219 T AT06780219 T AT 06780219T AT 06780219 T AT06780219 T AT 06780219T AT E517492 T1 ATE517492 T1 AT E517492T1
- Authority
- AT
- Austria
- Prior art keywords
- data signal
- analog
- analog data
- indicative
- predistortion
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03878—Line equalisers; line build-out devices
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
- H04L25/0272—Arrangements for coupling to multiple lines, e.g. for differential transmission
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Dc Digital Transmission (AREA)
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US70272105P | 2005-07-26 | 2005-07-26 | |
PCT/IB2006/052568 WO2007013037A1 (en) | 2005-07-26 | 2006-07-26 | High speed driver equalization |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE517492T1 true ATE517492T1 (de) | 2011-08-15 |
Family
ID=37440743
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT06780219T ATE517492T1 (de) | 2005-07-26 | 2006-07-26 | Vorverzerrungs- und rückentzerrungsschaltung. |
Country Status (6)
Country | Link |
---|---|
US (1) | US7868804B2 (de) |
EP (1) | EP1911232B1 (de) |
JP (1) | JP2009503985A (de) |
CN (1) | CN101233732A (de) |
AT (1) | ATE517492T1 (de) |
WO (1) | WO2007013037A1 (de) |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101233732A (zh) | 2005-07-26 | 2008-07-30 | Nxp股份有限公司 | 高速驱动器均衡 |
US7991020B2 (en) * | 2006-03-31 | 2011-08-02 | Intel Corporation | Quad rate transmitter equalization |
JP5417105B2 (ja) * | 2009-09-28 | 2014-02-12 | 株式会社日立製作所 | シリアル出力回路および半導体装置 |
US8222918B1 (en) * | 2010-09-21 | 2012-07-17 | Xilinx, Inc. | Output driver and method of operating the same |
US8686781B2 (en) * | 2010-10-19 | 2014-04-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Voltage-mode driver with controllable output swing |
US8446168B2 (en) * | 2010-12-14 | 2013-05-21 | Qualcomm, Incorporated | Pre-emphasis technique for on-chip voltage-driven single-ended-termination drivers |
US9088276B2 (en) * | 2011-05-31 | 2015-07-21 | Ati Technologies Ulc | Pre-emphasis control circuit for adjusting the magnitude of a signal over a period according to a fraction of a bit-time |
US8542039B2 (en) * | 2011-11-11 | 2013-09-24 | Qualcomm Incorporated | High-speed pre-driver and voltage level converter with built-in de-emphasis for HDMI transmit applications |
US8971447B1 (en) | 2013-10-17 | 2015-03-03 | Fujitsu Limited | Variable delay of data signals |
US9690306B2 (en) * | 2013-11-01 | 2017-06-27 | Blackberry Limited | Display interface temperature compensation |
US9948300B1 (en) * | 2017-03-20 | 2018-04-17 | Micron Technology, Inc. | Apparatuses and methods for partial bit de-emphasis |
US10171711B1 (en) * | 2018-01-16 | 2019-01-01 | Omnivision Technologies, Inc. | De-emphasized image signal transmission |
US10659089B2 (en) * | 2018-04-03 | 2020-05-19 | Teledyne Scientific & Imaging, Llc | Differential data transmitter with pre-emphasis |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2250148B (en) * | 1990-11-15 | 1994-06-08 | Sony Corp | Conversion between analog and digital signals |
US6265920B1 (en) | 2000-06-07 | 2001-07-24 | Sun Microsystems, Inc. | Power/area efficient method for high-frequency pre-emphasis for intra-chip signaling |
JP3573701B2 (ja) * | 2000-09-14 | 2004-10-06 | Necエレクトロニクス株式会社 | 出力バッファ回路 |
EP1434347B1 (de) | 2002-12-23 | 2007-02-14 | Alcatel | LVDS-Treiber mit Vorverzerrung |
JP3791498B2 (ja) * | 2003-01-17 | 2006-06-28 | 日本電気株式会社 | プリエンファシス機能を有する出力バッファ回路 |
TWI221975B (en) | 2003-07-22 | 2004-10-11 | Via Tech Inc | Apparatus and method of a high-speed serial link with de-emphasis function |
JP4245144B2 (ja) | 2003-08-07 | 2009-03-25 | 株式会社ルネサステクノロジ | 伝送信号補正回路 |
CN101233732A (zh) | 2005-07-26 | 2008-07-30 | Nxp股份有限公司 | 高速驱动器均衡 |
JP4832020B2 (ja) * | 2005-07-28 | 2011-12-07 | ルネサスエレクトロニクス株式会社 | プリエンファシス回路 |
US7702011B2 (en) * | 2005-08-03 | 2010-04-20 | Altera Corporation | High-speed serial data receiver architecture |
JP4680003B2 (ja) * | 2005-08-23 | 2011-05-11 | ルネサスエレクトロニクス株式会社 | 出力バッファ回路 |
US7639737B2 (en) * | 2006-04-27 | 2009-12-29 | Rambus Inc. | Adaptive equalization using correlation of edge samples with data patterns |
US7501851B2 (en) * | 2006-05-26 | 2009-03-10 | Pmc Sierra Inc. | Configurable voltage mode transmitted architecture with common-mode adjustment and novel pre-emphasis |
-
2006
- 2006-07-26 CN CNA2006800274325A patent/CN101233732A/zh active Pending
- 2006-07-26 WO PCT/IB2006/052568 patent/WO2007013037A1/en active Application Filing
- 2006-07-26 AT AT06780219T patent/ATE517492T1/de not_active IP Right Cessation
- 2006-07-26 US US11/996,325 patent/US7868804B2/en active Active
- 2006-07-26 EP EP06780219A patent/EP1911232B1/de active Active
- 2006-07-26 JP JP2008523520A patent/JP2009503985A/ja not_active Withdrawn
Also Published As
Publication number | Publication date |
---|---|
EP1911232B1 (de) | 2011-07-20 |
JP2009503985A (ja) | 2009-01-29 |
WO2007013037A1 (en) | 2007-02-01 |
US20090179682A1 (en) | 2009-07-16 |
EP1911232A1 (de) | 2008-04-16 |
US7868804B2 (en) | 2011-01-11 |
CN101233732A (zh) | 2008-07-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ATE517492T1 (de) | Vorverzerrungs- und rückentzerrungsschaltung. | |
WO2008075164A3 (en) | Data carrier with see-through window and method for producing it | |
SG10201805247VA (en) | Hybrid timing recovery | |
PH12016501896B1 (en) | Low papr modulation for coverage enhancement | |
DE602004020765D1 (de) | Bandbreitenerweiterung von bandbegrenzten Tonsignalen | |
MX346358B (es) | Ajuste de nivel en el dominio del tiempo para descodificacion o codificacion de señales de audio. | |
IL178671A0 (en) | Information signal processing by modification in the spectral/modulation spectral range representation | |
DE602005006825D1 (de) | Tabellenerstellung für willkürliche wellenformvorverzerrung | |
WO2006116132A3 (en) | Systems and methods for reducing audio noise | |
DE602006005529D1 (de) | Klasse-D Verstärker | |
EP2257009A3 (de) | Impulsflankenmodulation und -demodulation | |
DE602004029808D1 (de) | Verbesserung von signalen | |
WO2008129645A1 (ja) | ピーク抑圧方法 | |
WO2016130360A8 (en) | Circuits for and methods of filtering inter-symbol interference for serdes applications | |
WO2018226419A8 (en) | SYSTEMS AND METHODS FOR AUTOMATICALLY GENERATING ENHANCED AUDIO OUTPUT | |
WO2003063346A3 (en) | A method for decreasing the dynamic range of a signal and electronic circuit | |
ATE416546T1 (de) | Vorrichtung und verfahren zur störungsunterdrückung | |
WO2008007897A3 (en) | Method and apparatus for transmitting data with time diversity and/or time-frequency diversity, and pattern-generating method to be used in the same | |
WO2006046179A3 (en) | A method and device for controlling a noise producing component | |
TW200737712A (en) | Common input/output terminal control circuit | |
TW200704943A (en) | Transmission line driving circuit | |
TW200741228A (en) | Jitter amplifier, jitter amplifying method, electronic device, test equipment and test method | |
MXPA05009321A (es) | Igualador basado en ventana deslizable de complejidad reducida. | |
DE602005016408D1 (de) | Verfahren und vorrichtung zur reduktion unerwünschter amplitudenmodulation | |
TW200703911A (en) | Jitter generating circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |