WO2024119995A1 - 时钟信号降噪装置、降噪方法和多相位延迟锁相环 - Google Patents
时钟信号降噪装置、降噪方法和多相位延迟锁相环 Download PDFInfo
- Publication number
- WO2024119995A1 WO2024119995A1 PCT/CN2023/123465 CN2023123465W WO2024119995A1 WO 2024119995 A1 WO2024119995 A1 WO 2024119995A1 CN 2023123465 W CN2023123465 W CN 2023123465W WO 2024119995 A1 WO2024119995 A1 WO 2024119995A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- clock signal
- phase
- delay
- noise reduction
- signal
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims abstract description 27
- 238000001514 detection method Methods 0.000 claims description 20
- 230000003111 delayed effect Effects 0.000 claims description 14
- 239000003990 capacitor Substances 0.000 claims description 13
- 238000010586 diagram Methods 0.000 description 14
- 230000001934 delay Effects 0.000 description 5
- 101001121408 Homo sapiens L-amino-acid oxidase Proteins 0.000 description 3
- 102100026388 L-amino-acid oxidase Human genes 0.000 description 3
- 102100036466 Delta-like protein 3 Human genes 0.000 description 2
- 101710112748 Delta-like protein 3 Proteins 0.000 description 2
- 101100233916 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) KAR5 gene Proteins 0.000 description 2
- 230000000737 periodic effect Effects 0.000 description 2
- 230000000630 rising effect Effects 0.000 description 2
- 101000827703 Homo sapiens Polyphosphoinositide phosphatase Proteins 0.000 description 1
- 102100023591 Polyphosphoinositide phosphatase Human genes 0.000 description 1
- 101100012902 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) FIG2 gene Proteins 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
- H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
- H03L7/0818—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the controlled phase shifter comprising coarse and fine delay or phase-shifting means
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L1/00—Stabilisation of generator output against variations of physical values, e.g. power supply
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
- H03L7/0991—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider
- H03L7/0992—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider comprising a counter or a frequency divider
Definitions
- the present application relates to the technical field of clock circuits, and in particular to a clock signal noise reduction device, a noise reduction method and a multi-phase delay locked loop.
- the clock signal output from a phase-locked loop is recommended to be divided by a divider with an odd factor.
- Delay-locked phase-locked loop circuits are widely used in high-speed circuit systems to generate multi-phase clocks.
- a multi-phase delay-locked loop can generate multiple output clocks of the same frequency based on one input clock.
- the multiple output clocks have an equally spaced phase relationship, and after the multiple output clocks of the same frequency enter the divider, the divider will convert the high-frequency signals of the multiple output clocks of the same frequency into low-frequency signals for output.
- the present application aims to solve at least one of the technical problems existing in the prior art.
- the first object of the present application is to provide a clock signal noise reduction device, which can reduce signal noise and improve the performance of a frequency divider.
- the second objective of the present application is to provide a clock signal noise reduction method.
- the third objective of the present application is to provide a multi-phase delay locked loop.
- a clock signal noise reduction device proposed in an embodiment of the first aspect of the present application includes: a phase generation module, which is used to generate a multi-phase clock signal according to an input signal; a phase selection module, the input end of the phase selection module is connected to the output end of the phase generation module, and is used to select the path of the multi-phase clock signal according to the phase information and assign a preset period of delay to the clock signal of the selected path, wherein the preset period is less than the cycle period of the multi-phase clock signal; and a frequency divider, the input end of the frequency divider is connected to the output end of the phase selection module, and is used to divide the multi-phase clock signal after the delay of the preset period by a fractional multiple to reduce signal noise.
- the multi-phase clock signal output by the phase generation module can be delayed by a preset period, so that the divider obtains a fractional division ratio when performing fractional division on the multi-phase clock signal after the delay of the preset period, and thus the noise of the output low-frequency signal can be reduced to a fractional multiple of the original noise, thereby reducing the signal noise and improving the performance of the divider.
- the clock signal noise reduction device further includes: a phase detection module, the phase detection module is connected to the output end of the frequency divider and the signal adjustment end of the multi-phase generation module, and is used to obtain the phase difference between the current channel clock signal and the previous channel clock signal after fractional frequency division, and generate a first delay adjustment signal according to the phase difference.
- the multi-phase generation module is also used to adjust the delay of the current channel clock signal or the previous channel clock signal according to the first delay adjustment signal.
- the clock signal noise reduction device also includes: a phase delay module, which is connected to the output end of the divider and the input end of the phase detection module, and is used to delay the multi-phase clock signal after fractional frequency division; the phase detection module is connected to the output end of the phase delay module, and is used to generate a second delay adjustment signal based on the multi-phase clock signal after fractional frequency division and the multi-phase clock signal after fractional frequency division after delay processing; the phase delay module is also used to adjust the delay time of delaying the multi-phase clock signal after fractional frequency division according to the second delay adjustment signal.
- the phase generation module is a four-phase generation module, each of the four-phase generation modules includes a variable capacitor, and the variable capacitor is used to adjust the delay of the clock signal of the phase generation module according to the first delay adjustment signal.
- the phase generation module is also used to adjust the variable resistor in the phase generation circuit corresponding to the current path clock signal to adjust the delay of the current path clock signal, or adjust the variable resistor in the phase generation circuit corresponding to the previous path clock signal to adjust the delay of the previous path clock signal according to the first delay adjustment signal.
- the preset period is 0.25 times the cycle period of the multi-phase clock signal, 0.5 times the cycle period of the multi-phase clock signal, or 0.75 times the cycle period of the multi-phase clock signal.
- the clock signal noise reduction method proposed in the second aspect embodiment of the present application includes: obtaining a multi-phase clock signal; selecting the channel of the multi-phase clock signal according to the phase information and assigning a preset period delay to the clock signal of the selected channel, wherein the preset period is smaller than the cycle period of the multi-phase clock signal; performing decimal multiple division on the multi-phase clock signal after the preset period delay is assigned to reduce signal noise.
- the generated multi-phase clock signal is delayed by a preset period so that the divider obtains a fractional division ratio when performing fractional division on the multi-phase clock signal after the delay of the preset period, thereby reducing the noise of the output low-frequency signal to a fractional multiple of the original noise, thereby reducing signal noise and improving the performance of the divider.
- the clock signal noise reduction method further includes: obtaining a phase difference between a current path clock signal and a previous path clock signal after fractional frequency division, generating a first delay adjustment signal according to the phase difference; and adjusting the delay of the current path clock signal or the previous path clock signal according to the first delay adjustment signal.
- the clock signal noise reduction method also includes: delaying the multi-phase clock signal after fractional frequency division; generating a second delay adjustment signal based on the multi-phase clock signal after fractional frequency division and the multi-phase clock signal after the delayed fractional frequency division; and adjusting the delay time of the delay processing of the multi-phase clock signal after fractional frequency division according to the second delay adjustment signal.
- adjusting the delay of the current path clock signal or the previous path clock signal according to the first delay adjustment signal includes: adjusting the variable resistor in the phase generation circuit corresponding to the current path clock signal to adjust the delay of the current path clock signal, or adjusting the variable resistor in the phase generation circuit corresponding to the previous path clock signal to adjust the delay of the previous path clock signal according to the first delay adjustment signal.
- the preset period is 0.25 times the cycle period of the multi-phase clock signal, 0.5 times the cycle period of the multi-phase clock signal, or 0.75 times the cycle period of the multi-phase clock signal.
- an embodiment of the third aspect of the present application proposes a multi-phase delay locked loop, characterized in that it includes the clock signal noise reduction device described in any of the above-mentioned embodiments.
- the delay time of each delay unit be guaranteed to be equal to the greatest extent, but also the signal noise can be reduced.
- FIG1 is a schematic diagram of a clock signal noise reduction device according to an embodiment of the present application.
- FIG2 is a schematic diagram of a four-phase generation module according to an embodiment of the present application.
- FIG3 is a schematic diagram of a clock signal noise reduction device according to another embodiment of the present application.
- FIG4 is a schematic diagram of a multi-phase clock signal after fractional frequency division according to an embodiment of the present application.
- FIG5 is a schematic diagram of a calibration algorithm according to an embodiment of the present application.
- FIG. 6 is a schematic diagram of a clock signal after delaying a multi-phase clock signal after fractional frequency division according to an embodiment of the present application
- FIG7 is a flow chart of a clock signal noise reduction method according to an embodiment of the present application.
- FIG8 is a flow chart of a clock signal noise reduction method according to another embodiment of the present application.
- FIG9 is a flow chart of a clock signal noise reduction method according to yet another embodiment of the present application.
- FIG. 10 is a block diagram of a multi-phase delay locked loop according to an embodiment of the present application.
- a multi-phase delay locked loop 100 Clock signal noise reduction device 10; Bit generation module 1, phase selection module 2, frequency divider 3, phase detection module 4, phase delay module 5.
- the clock signal noise reduction device according to an embodiment of the present application is described below with reference to FIGS. 1 to 6 .
- FIG1 it is a schematic diagram of a clock signal noise reduction device according to an embodiment of the present application, wherein the clock signal noise reduction device 10 comprises a phase generation module 1 , a phase selection module 2 and a frequency divider 3 .
- the phase generation module 1 is used to generate a multi-phase clock signal according to an input signal.
- the input signal is a system clock signal of a multi-phase delay locked loop
- the multi-phase clock signal can be a two-phase clock signal, a four-phase clock signal, an eight-phase clock signal, etc.
- the multi-phase clock signal is generated by delaying the input clock signal, and the initially input clock signal is the first phase in the multi-phase clock signal.
- the phase generation module 1 is a four-phase generation module, and the four-phase generation module can be a high-frequency four-phase generation circuit.
- the four-phase generation circuit is generated by a relative delay chain to improve the robustness of the circuit, thereby generating four-phase clock signals of 0°, 90°, 180° and 270°, and due to the SDM (Sigma-Delta Modulation) noise performance requirements, the delay difference between the four phases should be controlled within 1ps.
- Fig. 2 is a schematic diagram of four phase generation modules according to an embodiment of the present application, wherein each phase generation module includes a variable capacitor, and the variable capacitor is used to adjust the delay of the clock signal of the phase generation module according to the first delay adjustment signal.
- the four-phase generation module is composed of multiple drivers (such as drivers N1-N14) and multiple variable capacitors (such as variable capacitors C1-C7), and the multiple drivers and the multiple variable capacitors are connected in series and in parallel to output four-phase clock signals.
- multiple drivers arranged in series such as drivers N1, N2, N5, N6, N9, N10, N13, N14 and multiple variable capacitors such as variable capacitors C1, C3, C15, C7 are used to roughly adjust the delay of the clock signal of the phase generation module
- multiple drivers arranged in parallel such as drivers N3, N4, N7, N8, N11, N12 and multiple variable capacitors such as variable capacitors C2, C4, C6 are used to fine-tune the delay of the clock signal of the phase generation module.
- the input end of the phase selection module 2 is connected to the output end of the phase generation module 1, and is used to select the path of the multi-phase clock signal according to the phase information and assign a preset period of delay to the clock signal of the selected path.
- the phase selection module 2 can be a four-phase clock selection logic circuit, in which four clock channels are provided, respectively used to transmit four-phase clock signals.
- the selection mode of the phase selection module 2 can be set, and each mode represents a delay of a different preset period assigned to the clock signal of the selected path, wherein the preset period is less than the cycle period of the multi-phase clock signal.
- the cycle period of the phase clock signal is 1, the preset period is a decimal multiple of the cycle period of the multi-phase clock signal, which can be set specifically as needed.
- the preset period is 0.25 times the cycle period of the multi-phase clock signal (referred to as 0.25 period) or 0.5 times the cycle period of the multi-phase clock signal (referred to as 0.5 period) or 0.75 times the cycle period of the multi-phase clock signal (referred to as 0.75 period).
- setting the phase selection module 2 can achieve delaying the clock signal of the selected path by 0.25 times the cycle period of the multi-phase clock signal or 0.5 times the cycle period of the multi-phase clock signal or 0.75 times the cycle period of the multi-phase clock signal.
- the selection mode is set to the Frac ⁇ 1:0> mode, and the Frac ⁇ 1:0> mode represents that the clock signal of the selected path is assigned a delay of 0.5 times the cycle period of the multi-phase clock signal, that is, the preset period is 0.5 times the cycle period of the multi-phase clock signal (referred to as 0.5 period); or, the selection mode can be set to the Frac ⁇ 0:1> mode, and the Frac ⁇ 0:1> mode represents that the clock signal of the selected path is assigned a delay of 0.5 times the cycle period of the multi-phase clock signal.
- the selection mode may be set to a Frac ⁇ 1:1> mode, which represents a delay of 0.75 times the cycle period of the multi-phase clock signal assigned to the clock signal of the selected path, that is, a preset cycle is 0.75 times the cycle period of the multi-phase clock signal (referred to as 0.75 cycle); or the selection mode may be set to a Frac ⁇ 0:0> mode, which represents a delay of 1 times the cycle period of the multi-phase clock signal assigned to the clock signal of the selected path (referred to as 1 cycle), which may not be an optional option here.
- the generated four-phase clock signals are all delayed by 0.25 period.
- the input end of the frequency divider 3 is connected to the output end of the phase selection module 2, and is used to divide the multi-phase clock signal after delay of the preset period by fractional multiples to reduce signal noise.
- the frequency divider 3 can divide the received higher frequency signal to obtain the required low-frequency signal.
- the multi-phase clock signal (i.e., high-frequency signal) after the delay of the preset period is assigned as the input signal of the frequency divider 3 (represented by FDIV_IN), and the frequency divider 3 divides the multi-phase clock signal after the delay of the preset period by fractional multiples, and outputs a low-frequency signal (represented by FDIV_OUT).
- the frequency divider 3 is a fractional frequency divider, for example, a 255 frequency divider can be used to implement frequency division of 8G-10G signals, wherein INT ⁇ 7:0> represents the frequency division mode of the set frequency divider 3. It can be set here as needed without specific limitation.
- the divider 3 adopts a certain method in several division cycles to reduce one or several numbers in some cycles, and obtains a fractional division ratio in the overall average sense of the entire counting cycle, which is 0.25.
- the frequency division ratio obtained by the frequency divider 3 after frequency division processing of the four-phase clock signal is usually an integer, and the SDM noise of the output low-frequency signal is relatively large.
- the frequency division ratio obtained by the frequency divider 3 after frequency division processing of the four-phase clock signal is 0.25, that is, the SDM noise of the output low-frequency signal can be reduced to one-fourth of the original, thereby effectively reducing the impact of the SDM noise and optimizing the SX noise to a certain extent.
- the multi-phase clock signal output by the phase generation module 1 can be delayed by a preset period, so that the divider 3 obtains a fractional division ratio when performing fractional division on the multi-phase clock signal after the delay of the preset period, and thus the noise of the output low-frequency signal can be reduced to a fractional multiple of the original noise, thereby reducing the signal noise and improving the performance of the divider 3.
- FIG3 is a schematic diagram of a clock signal noise reduction device according to another embodiment of the present application, wherein the clock signal noise reduction device 10 further includes a phase detection module 4 .
- the phase detection module 4 is connected to the output end of the frequency divider 3 and the signal adjustment end of the multi-phase generation module 1, and is used to obtain the phase difference between the current channel clock signal after fractional frequency division and the previous channel clock signal, and generate a first delay adjustment signal according to the phase difference.
- FIG 4 it is a schematic diagram of a multi-phase clock signal after fractional frequency division according to an embodiment of the present application, wherein, taking a four-phase clock signal after fractional frequency division of one cycle as an example, it can be seen from Figure 4 that the first phase clock signal is T+DT0, that is, the first phase clock signal after T cycles, the second phase clock signal is T+0.25+DT1, the third phase clock signal is T+0.5+DT2, the fourth phase clock signal is T+0.75+DT3, and T+1+DT0 is the four-phase clock signal after fractional frequency division of the next cycle. It can be seen that within one cycle, the phase difference between the current channel clock signal and the previous channel clock signal is 1/4 cycle.
- the phase detection module 4 calculates the phase difference between the current channel clock signal and the previous channel clock signal, and generates a first delay adjustment signal according to the phase difference.
- the multi-phase generation module 1 is also used to adjust the delay of the current channel clock signal or the previous channel clock signal according to the first delay adjustment signal.
- the previous channel clock signal is the first phase clock signal
- the previous channel clock signal is the second phase clock signal
- the current channel clock signal is the fourth phase clock signal
- the previous channel clock signal is the third phase clock signal
- the calculated phase difference is the phase error amount. For example, if the obtained phase difference is 10, it means that the delay of the current channel clock signal is ahead of that of the previous channel clock signal; if the obtained phase difference is 01, it means that the delay of the current channel clock signal is behind that of the previous channel clock signal; if the obtained phase difference is 00, it means that the delay of the current channel clock signal is accurate compared to that of the previous channel clock signal.
- the phase error amount may be a value indicating a direction.
- the phase detection module 4 generates a first delay adjustment signal according to the calculated phase difference and sends it to the corresponding phase generation module in the multi-phase generation module 1.
- the phase difference value before and after may be used as adjustment information. For example, when the obtained value is a positive value, it indicates that the delay between the current path clock signal and the previous path clock signal is too large.
- the phase detection module 4 should send a first delay adjustment signal to the phase generation module 1 to adjust the variable resistor in the phase generation circuit corresponding to the current path clock signal to reduce the delay of the multi-phase clock signal generated by the phase generation circuit, or send a first delay adjustment signal to adjust the variable resistor in the phase generation circuit corresponding to the previous path clock signal to increase the delay of the multi-phase clock signal generated by the phase generation circuit, thereby adjusting and improving the phase accuracy of the two adjacent phase clock signals.
- the clock signal noise reduction device 10 further includes a phase delay module 5 .
- the phase delay module 5 is connected to the output end of the frequency divider 3 and the input end of the phase detection module 4, and is used to delay the multi-phase clock signal after fractional frequency division to obtain a multi-phase clock signal after fractional frequency division after delay processing.
- FIG. 6 it is a schematic diagram of delaying the multi-phase clock signal after decimal division according to an embodiment of the present application, wherein a four-phase clock signal after decimal division of one cycle is taken as an example, wherein the phase delay module 5 is used to set the delay time for delaying the multi-phase clock signal after decimal division, and the phase delay module 5 receives the multi-phase clock signal after decimal division output by the divider 3, and delays the received clock signals of all cycles, taking a delay of 0.25 cycles as an example, the delayed periodic signal is N.25 and N.25 is used as the standard quantity.
- the phase detection module 4 is connected to the output end of the phase delay module 5, and is used to generate a second delay adjustment signal according to the multi-phase clock signal after fractional frequency division and the multi-phase clock signal after fractional frequency division after delay processing.
- the phase delay module 5 is also used to adjust the delay time of the multi-phase clock signal after fractional frequency division according to the second delay adjustment signal.
- the phase detection module 4 compares the received multi-phase clock signal after fractional frequency division with the multi-phase clock signal after fractional frequency division after delay processing.
- the phase error between the current phase and the previous phase is determined by comparing the ratio of the current phase and the previous phase delay of 0.25 cycles, and the subsequent algorithm is driven to adjust the current phase delay.
- FIG. 7 it is a flow chart of a clock signal noise reduction method according to an embodiment of the present application.
- the clock signal noise reduction method includes steps S1-S3, which are specifically as follows.
- the four-phase generation module can be a high-frequency four-phase generation circuit.
- the four-phase generation circuit is generated by a relative delay chain to improve the circuit robustness, thereby generating four-phase clock signals of 0°, 90°, 180° and 270°. Due to the SDM noise performance requirements, the delay difference between the four phases must be controlled within 1ps.
- a four-phase clock selection logic circuit can be used, in which four clock channels are set, respectively used to transmit four-phase clock signals.
- the selection mode of the four-phase clock selection logic circuit can be set, and each mode represents a delay of a different preset period assigned to the clock signal of the gating path, wherein the preset period is less than the cycle period of the multi-phase clock signal.
- the cycle period of the phase clock signal is 1, the preset period is a decimal multiple of the cycle period of the multi-phase clock signal, which can be set specifically as needed.
- the preset period is 0.25 times the cycle period of the multi-phase clock signal (referred to as 0.25 period) or 0.5 times the cycle period of the multi-phase clock signal (referred to as 0.5 period) or 0.75 times the cycle period of the multi-phase clock signal (referred to as 0.75 period).
- setting a four-phase clock selection logic circuit can achieve delaying the clock signal of the gating path by 0.25 period or 0.5 period or 0.75 period.
- the selection mode is set to Frac ⁇ 1:0> mode, and the Frac ⁇ 1:0> mode represents that a delay of 0.5 cycles is assigned to the clock signal of the gating path, that is, the preset period is 0.5 cycles; or, the selection mode can be set to Frac ⁇ 0:1> mode, and the Frac ⁇ 0:1> mode represents that a delay of 0.25 cycles is assigned to the clock signal of the gating path, that is, the preset period is 0.25 cycles; or, the selection mode can be set to Frac ⁇ 1:1> mode, and the Frac ⁇ 1:1> mode represents that a delay of 0.75 cycles is assigned to the clock signal of the gating path, that is, the preset period is 0.75 cycles; or, the selection mode can be set to Frac ⁇ 0:0> mode, and the Frac ⁇ 0:0> mode represents that a delay of 1 cycle is assigned to the clock signal of the gating path, which is not an optional option here.
- a fractional divider can be used to divide the delayed multi-phase clock signal of the preset period by fractional multiples. For example, a 255 divider can be used to divide the 8G-10G signal. Specifically, the fractional divider can divide the received higher frequency signal to obtain the required low-frequency signal. Taking the four-phase clock signals received by the fractional divider as an example, all of which are delayed by 0.25 cycles, the fractional divider adopts a certain method in several division cycles to reduce one or several numbers in some cycles, and obtains a fractional division ratio in the overall average sense of the entire counting cycle, which is 0.25.
- the generated multi-phase clock signal is delayed by a preset period so that the divider obtains a fractional division ratio when performing fractional division on the multi-phase clock signal after the delay of the assigned preset period, thereby reducing the noise of the output low-frequency signal to a fractional multiple of the original noise, thereby reducing the signal noise.
- FIG 8 it is a flow chart of a clock signal noise reduction method according to another embodiment of the present application.
- the clock signal noise reduction method further includes steps S4 and S5, which are specifically as follows.
- the calculated phase difference is the phase error. For example, if the obtained phase difference is 10, it means that the delay of the current channel clock signal is ahead of that of the previous channel clock signal; if the obtained phase difference is 01, it means that the delay of the current channel clock signal is behind that of the previous channel clock signal; if the obtained phase difference is 00, it means that the delay of the current channel clock signal is accurate compared to the previous channel clock signal.
- the phase error amount can be a value indicating a direction. Based on the calculated phase difference, a first delay adjustment signal is generated and sent to the corresponding phase generation module in the multi-phase generation module 1.
- the previous and next phase difference values can be used as adjustment information. For example, when the obtained phase difference value is a positive value, it means that the delay between the current path clock signal and the previous path clock signal is too large.
- the phase detection module 4 should send a first delay adjustment signal to the phase generation module 1 to adjust the variable resistor in the phase generation circuit corresponding to the current path clock signal to reduce the delay of the multi-phase clock signal generated by the phase generation circuit, or send a first delay adjustment signal to adjust the variable resistor in the phase generation circuit corresponding to the previous path clock signal to increase the delay of the multi-phase clock signal generated by the phase generation circuit, thereby adjusting and improving the phase of the two adjacent phase clock signals.
- the clock signal noise reduction method also includes steps S6-S8, which are specifically as follows.
- the phase delay module 5 is used to set the delay time for delaying the multi-phase clock signal after the decimal multiple frequency division.
- the phase delay module 5 receives the multi-phase clock signal after the decimal multiple frequency division output by the frequency divider 3, and delays the clock signals of all received cycles. Taking the delay of 0.25 cycle as an example, the delayed periodic signal is N.25 and N.25 is used as the standard quantity.
- the delay time of delay processing on the multi-phase clock signal after fractional frequency division is adjusted according to the second delay adjustment signal.
- the phase error between the current phase and the previous phase is determined by comparing the difference of 0.25 cycles between the current phase and the previous phase delay, and the subsequent algorithm is driven to adjust the current phase delay.
- FIG10 it is a block diagram of a multi-phase delay locked loop according to an embodiment of the present application, wherein the multi-phase delay locked loop 100 includes the clock signal noise reduction device 10 of any one of the above embodiments.
- the multi-phase delay locked loop 100 of the embodiment of the present application can not only ensure that the delay time of each delay unit is equal to the greatest extent, but also reduce signal noise by providing a clock signal noise reduction device 10.
Landscapes
- Manipulation Of Pulses (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
本申请公开了一种时钟信号降噪装置、降噪方法和多相位延迟锁相环。时钟信号降噪装置包括相位生成模块、相位选择模块和分频器。相位生成模块用于根据输入信号生成多相位时钟信号。相位选择模块的输入端与相位生成模块的输出端连接,用于根据相位信息选通多相位时钟信号的通路并对选通通路的时钟信号赋值预设周期的延迟,其中,预设周期小于多相位时钟信号的循环周期。分频器的输入端与相位选择模块的输出端连接,用于对赋值预设周期的延迟后的多相位时钟信号进行小数倍分频,以降低信号噪声。
Description
相关申请的交叉引用
本申请要求在2022年12月8日提交至中国国家知识产权局、申请号为202211579269.0、名称为“时钟信号降噪装置、降噪方法和多相位延迟锁相环”的中国专利申请的优先权,其全部内容通过引用结合在本申请中。
本申请涉及时钟电路技术领域,尤其是涉及一种时钟信号降噪装置、降噪方法和多相位延迟锁相环。
在本地振荡器的一些应用中,从锁相环(phase-locked loop,PLL)输出的时钟信号被建议由具有奇数因子的分频器来分频。延迟锁相环电路被广泛应用在高速电路***中,用于产生多相位时钟。多相位延迟锁相环根据一路输入时钟可以产生多路相同频率的输出时钟,多路输出时钟之间具有等间隔的相位关系,且多路相同频率的输出时钟进入分频器后,分频器会将该多路相同频率的输出时钟的高频信号转换为低频信号输出。
在相关技术中,当生成多路相同频率的输出时钟并使其经分频器进行分频处理后,输出的分频处理后的时钟信号噪声比较大,在连接性射频集成电路设计中,需要提升小数分频器的性能。
发明内容
本申请旨在至少解决现有技术中存在的技术问题之一。为此,本申请的第一个目的在于提出一种时钟信号降噪装置,能降低信号噪声,提升分频器的性能。
本申请的第二个目的在于提出一种时钟信号降噪方法。
本申请的第三个目的在于提出一种多相位延迟锁相环。
为了达到上述目的,本申请第一方面实施例提出的时钟信号降噪装置,包括:相位生成模块,用于根据输入信号生成多相位时钟信号;相位选择模块,所述相位选择模块的输入端与所述相位生成模块的输出端连接,用于根据相位信息选通所述多相位时钟信号的通路并对选通通路的时钟信号赋值预设周期的延迟,其中,所述预设周期小于所述多相位时钟信号的循环周期;和分频器,所述分频器的输入端与所述相位选择模块的输出端连接,用于对赋值预设周期的延迟后的多相位时钟信号进行小数倍分频,以降低信号噪声。
根据本申请实施例提出的时钟信号降噪装置,通过设置相位选择模块能实现对相位生成模块输出的多相位时钟信号延迟预设周期,从而使得分频器在对赋值预设周期的延迟后的多相位时钟信号进行小数倍分频时,获得小数分频比,进而能将输出的低频信号的噪声降低至原噪声的小数倍,从而降低信号噪声,进而提升分频器的性能。
在本申请的一些实施例中,所述时钟信号降噪装置还包括:相位检测模块,所述相位检测模块与所述分频器的输出端和所述多相位生成模块的信号调节端连接,用于获得小数倍分频后的当前通路时钟信号与前一通路时钟信号的相位差,根据所述相位差生成第一时延调整信号。所述多相位生成模块还用于根据所述第一时延调整信号调整所述当前通路时钟信号或者所述前一通路时钟信号的时延。
在本申请的一些实施例中,所述时钟信号降噪装置还包括:相位延迟模块,所述相位延迟模块与所述分频器的输出端和所述相位检测模块的输入端连接,用于对小数倍分频后的多相位时钟信号进行延迟处理;所述相位检测模块与所述相位延迟模块的输出端连接,用于根据小数倍分频后的多相位时钟信号和所述延迟处理后的小数倍分频后的多相位时钟信号生成第二时延调整信号;所述相位延迟模块还用于根据所述第二时延调整信号调整对所述小数倍分频后的多相位时钟信号进行延迟处理的延迟时间。
在本申请的一些实施例中,所述相位生成模块为四相位生成模块,所述四相位生成模块中的每个相位生成模块包括可变电容,所述可变电容用于根据所述第一时延调整信号调节所在相位生成模块的时钟信号的时延。
在本申请的一些实施例中,所述相位生成模块还用于根据所述第一时延调整信号,调整所述当前通路时钟信号所对应的相位生成电路中的可变电阻以调整所述当前通路时钟信号的时延,或者调节所述前一通路时钟信号所对应的相位生成电路中的可变电阻以调整所述前一通路时钟信号的时延。
在本申请的一些实施例中,所述预设周期为0.25倍的所述多相位时钟信号的循环周期或0.5倍的所述多相位时钟信号的循环周期或0.75倍的所述多相位时钟信号的循环周期。
为了达到上述目的,本申请第二方面实施例提出的时钟信号降噪方法,包括:获取多相位时钟信号;根据相位信息选通所述多相位时钟信号的通道并对选通通道的时钟信号赋值预设周期的延迟,其中,所述预设周期小于所述多相位时钟信号的循环周期;对赋值预设周期的延迟后的多相位时钟信号进行小数倍分频,以降低信号噪声。
根据本申请实施例提出的时钟信号降噪方法,通过将生成的多相位时钟信号延迟预设周期,从而使得分频器在对赋值预设周期的延迟后的多相位时钟信号进行小数倍分频时,获得小数分频比,进而能将输出的低频信号的噪声降低至原噪声的小数倍,从而降低信号噪声,进而提升分频器的性能。
在本申请的一些实施例中,所述时钟信号降噪方法,还包括:获得小数倍分频后的当前通路时钟信号与前一通路时钟信号的相位差,根据所述相位差生成第一时延调整信号;和根据所述第一时延调整信号调整所述当前通路时钟信号或者所述前一通路时钟信号的时延。
在本申请的一些实施例中,所述时钟信号降噪方法,还包括:对小数倍分频后的多相位时钟信号进行延迟处理;根据小数倍分频后的多相位时钟信号和所述延迟处理后的小数倍分频后的多相位时钟信号生成第二时延调整信号;和根据所述第二时延调整信号调整对所述小数倍分频后的多相位时钟信号进行延迟处理的延迟时间。
在本申请的一些实施例中,根据所述第一时延调整信号调整所述当前通路时钟信号或者所述前一通路时钟信号的时延,包括:根据所述第一时延调整信号,调整所述当前通路时钟信号所对应的相位生成电路中的可变电阻以调整所述当前通路时钟信号的时延,或者调节所述前一通路时钟信号所对应的相位生成电路中的可变电阻以调整所述前一通路时钟信号的时延。
在本申请的一些实施例中,所述预设周期为0.25倍的所述多相位时钟信号的循环周期或0.5倍的所述多相位时钟信号的循环周期或0.75倍的所述多相位时钟信号的循环周期。
为了达到上述目的,本申请第三方面的实施例提出一种多相位延迟锁相环,其特征在于,包括上述任一实施例所述的时钟信号降噪装置。
根据本申请实施例提出的多相位延迟锁相环,通过设置时钟信号降噪装置,不仅能最大程度地保证各个延迟单元的延迟时间相等,还能降低信号噪声。
本申请的附加方面和优点将在下面的描述中部分给出,部分将从下面的描述中变得明显,或通过本申请的实践了解到。
本申请的上述和/或附加的方面和优点从结合下面附图对实施例的描述中将变得明显和容易理解,其中:
图1为根据本申请一个实施例的时钟信号降噪装置的示意图;
图2为根据本申请一个实施例的四相位生成模块的示意图;
图3为根据本申请另一个实施例的时钟信号降噪装置的示意图;
图4为根据本申请一个实施例的小数倍分频后的多相位时钟信号的示意图;
图5为根据本申请一个实施例的校准算法的示意图;
图6为根据本申请一个实施例的对小数倍分频后的多相位时钟信号进行延迟处理后的时钟信号的示意图;
图7为根据本申请一个实施例的时钟信号降噪方法的流程图;
图8为根据本申请另一个实施例的时钟信号降噪方法的流程图;
图9为根据本申请又一个实施例的时钟信号降噪方法的流程图;
图10为根据本申请一个实施例的多相位延迟锁相环的框图。
附图标记:
多相位延迟锁相环100;
时钟信号降噪装置10;
位生成模块1、相位选择模块2、分频器3、相位检测模块4、相位延迟模块5。
多相位延迟锁相环100;
时钟信号降噪装置10;
位生成模块1、相位选择模块2、分频器3、相位检测模块4、相位延迟模块5。
下面详细描述本申请的实施例,参考附图描述的实施例是示例性的。
下面参考图1-图6描述根据本申请实施例的时钟信号降噪装置。
在本申请的一些实施例中,如图1所示,其为根据本申请一个实施例的时钟信号降噪装置的示意图。其中,时钟信号降噪装置10包括相位生成模块1、相位选择模块2和分频器3。
其中,相位生成模块1用于根据输入信号生成多相位时钟信号。具体地,输入信号为多相位延迟锁相环的***时钟信号,多相位时钟信号可以为二相时钟信号、四相时钟信号、八相时钟信号等。通过对输入的时钟信号进行延时调整以生成多相位时钟信号,而最初输入的时钟信号为多相位时钟信号中的第一个相位。
在一些实施例中,相位生成模块1为四相位生成模块,四相位生成模块可以为高频四相位生成电路。该四相位生成电路通过相对delay延时链的方式生成,提高电路鲁棒性,进而生成0°、90°、180°和270°的四相位时钟信号,并且由于SDM(Sigma-Delta Modulation,Σ-Δ调制)噪声性能需求,四相位之间的时延差值要控制在1ps以内。
图2为根据本申请一个实施例的四相位生成模块的示意图。其中,每个相位生成模块包括可变电容,可变电容用于根据第一时延调整信号调节所在相位生成模块的时钟信号的时延。
具体地,四相位生成模块由多个驱动(例如驱动N1-N14)和多个可变电容(例如可变电容C1-C7)构成,该多个驱动和该多个可变电容通过串行连接和并行连接实现输出四相位时钟信号。其中,串联设置的多个驱动例如驱动N1、N2、N5、N6、N9、N10、N13、N14和多个可变电容例如可变电容C1、C3、C15、C7用于对所在相位生成模块的时钟信号的时延进行粗调,以及,并联设置的多个驱动例如驱动N3、N4、N7、N8、N11、N12和多个可变电容例如可变电容C2、C4、C6用于对所在相位生成模块的时钟信号的时延进行微调。
如图1所示,相位选择模块2的输入端与相位生成模块1的输出端连接,用于根据相位信息选通多相位时钟信号的通路并对选通的通路的时钟信号赋值预设周期的延迟。其中,该相位选择模块2可以为四相位时钟选择逻辑电路,在该逻辑电路中设置有四个时钟通道,分别用于传输四相位时信号。
进一步地,可设置相位选择模块2的选择模式,每个模式分别代表对选通的通路的时钟信号赋值不同的预设周期的延迟,其中,该预设周期小于多相位时钟信号的循环周期。相位时钟信号的循环周期为1时,该预设周期为小数倍的多相位时钟信号的循环周期,具体可根据需要进行设置。在一些实施例中,预设周期为0.25倍的多相位时钟信号的循环周期(简称0.25周期)或0.5倍的多相位时钟信号的循环周期(简称0.5周期)或0.75倍的多相位时钟信号的循环周期(简称0.75周期)。也就是说,设置相位选择模块2能实现将选通的通路的时钟信号延迟0.25倍的多相位时钟信号的循环周期或0.5倍的多相位时钟信号的循环周期或0.75倍的多相位时钟信号的循环周期。
举例而言,如图1所示,设置该选择模式为Frac<1:0>模式,该Frac<1:0>模式代表对选通的通路的时钟信号赋值0.5倍的多相位时钟信号的循环周期的延迟,即预设周期为0.5倍的多相位时钟信号的循环周期(简称0.5周期);或者,可以设置该选择模式为Frac<0:1>模式,该Frac<0:1>模式代表对选通的通路的时钟信号赋
值0.25倍的多相位时钟信号的循环周期的延迟,即预设周期为0.25倍的多相位时钟信号的循环周期(简称0.25周期);或者,可以设置该选择模式为Frac<1:1>模式,该Frac<1:1>模式代表对选通的通路的时钟信号赋值0.75倍的多相位时钟信号的循环周期的延迟,即预设周期为0.75倍的多相位时钟信号的循环周期(简称0.75周期);或者可以设置该选择模式为Frac<0:0>模式,该Frac<0:0>模式代表对选通的通路的时钟信号赋值1倍的多相位时钟信号的循环周期(简称1周期)的延迟,此处可不作为可选项。
进一步地,以预设周期为0.25周期为例,当对选通通路的时钟信号赋值0.25周期的延迟后,生成的四相位时钟信号则均被延迟0.25周期。
分频器3的输入端与相位选择模块2的输出端连接,用于对赋值预设周期的延迟后的多相位时钟信号进行小数倍分频,以降低信号噪声。
具体地,分频器3可对接收到的较高频率的信号分频,以得到所需要的低频信号。如图1所示,赋值预设周期的延迟后的多相位时钟信号(即高频信号)作为分频器3的输入信号(用FDIV_IN表示),分频器3对赋值预设周期的延迟后的多相位时钟信号进行小数倍分频后,输出低频信号(用FDIV_OUT表示)。该分频器3为小数分频器,例如可采用255除频器,用于实现对8G-10G的信号进行除频,其中,INT<7:0>表示所设置的分频器3的除频模式。此处可根据需要进行设定,不作具体限定。
以该分频器3接收到的四相位时钟信号均被延迟0.25周期为例,分频器3在若干个分频周期中采取某种方法使某几个周期少计一个或几个数后,在整个计数周期的总体平均意义上获得一个小数分频比,该分频比即为0.25。
可以理解的是,没有设置相位选择模块2时,分频器3对四相位时钟信号进行分频处理后得到的分频比通常为整数,而输出的低频信号的SDM噪声比较大。通过设置相位选择模块2并对选通通路的时钟信号赋值不同的预设周期的延迟,以预设周期为0.25周期为例,分频器3对四相位时钟信号进行分频处理后得到的分频比为0.25,也就是说能将输出的低频信号的SDM噪声降低至原来的四分之一,从而可以有效降低SDM噪声的影响,并且能在一定程度上优化SX噪声。
根据本申请实施例提出的时钟信号降噪装置10,通过设置相位选择模块2能实现对相位生成模块1输出的多相位时钟信号延迟预设周期,从而使得分频器3在对赋值预设周期的延迟后的多相位时钟信号进行小数倍分频时,获得小数分频比,进而能将输出的低频信号的噪声降低至原噪声的小数倍,从而降低信号噪声,进而提升分频器3的性能。
在本申请的一些实施例中,图3为根据本申请另一个实施例的时钟信号降噪装置的示意图,其中,时钟信号降噪装置10还包括相位检测模块4。
其中,相位检测模块4与分频器3的输出端和多相位生成模块1的信号调节端连接,用于获得小数倍分频后的当前通路时钟信号与前一通路时钟信号的相位差,根据该相位差生成第一时延调整信号。
具体地,如图4所示,其为根据本申请一个实施例的小数倍分频后的多相位时钟信号的示意图,其中,以获得的一个周期的小数倍分频后的四相位时钟信号为例,由图4可知,第一相位时钟信号为T+DT0,也就是在T个周期后的第一相位时钟信号,第二相位时钟信号为T+0.25+DT1,第三相位时钟信号为T+0.5+DT2,第四相位时钟信号为T+0.75+DT3,T+1+DT0则为下一个周期的小数倍分频后的四相位时钟信号,由此可知,在一个周期内,当前通路时钟信号与前一通路时钟信号的相位相差1/4个周期。
进一步地,相位检测模块4在获得小数倍分频时钟信号后,计算当前通路时钟信号与前一通路时钟信号的相位差,根据该相位差生成第一时延调整信号。多相位生成模块1还用于根据第一时延调整信号调整当前通路时钟信号或者前一通路时钟信号的时延。
具体地,当前通路时钟信号为第二相位时钟信号时,前一通路时钟信号为第一相位时钟信号,则两个相位时钟信号的相位差为DELTA1=DT1-DT0;当前通路时钟信号为第三相位时钟信号时,前一通路时钟信号为第二相位时钟信号,则两个相位时钟信号的相位差为DELTA2=DT2-DT1;当前通路时钟信号为第四相位时钟信号时,
前一通路时钟信号为第三相位时钟信号,则两个相位时钟信号的相位差为DELTA3=DT3-DT2。
更进一步地,如图5所示,其为根据本申请一个实施例的校准算法的示意图。其中,相位检测模块4获得小数倍分频时钟信号后,计算出来的相位差为相位误差量。例如,获得的相位差为10,则表示当前通路时钟信号相较于前一通路时钟信号的延时超前;获得的相位差为01,则表示当前通路时钟信号相较于前一通路时钟信号的延时滞后;获得的相位差为00,则表示当前通路时钟信号相较于前一通路时钟信号的延时准确。
其中,相位误差量可以为表示方向的值。相位检测模块4根据计算出的相位差,生成第一时延调整信号并将其发送至多相位生成模块1中对应的相位生成模块。其中,可将前后相位差值作为调整信息,例如,当得到的值为正值时,则表示当前通路时钟信号与前一通路时钟信号之间的延时偏大,此时相位检测模块4应该发送第一时延调整信号至相位生成模块1,以调节当前通路时钟信号所对应的相位生成电路中的可变电阻,用于减小该相位生成电路所生成的多相位时钟信号的延时,或者发送第一时延调整信号调节前一通路时钟信号所对应的相位生成电路中的可变电阻,用于增大该相位生成电路所生成的多相位时钟信号的延时,进而调整并提升相邻的两个相位时钟信号的相位精度。
在本申请的一些实施例中,如图3所示,时钟信号降噪装置10还包括相位延迟模块5。
相位延迟模块5与分频器3的输出端和相位检测模块4的输入端连接,用于对小数倍分频后的多相位时钟信号进行延迟处理,以得到延迟处理后的小数倍分频后的多相位时钟信号。
具体地,如图6所示,其为根据本申请一个实施例的对小数倍分频后的多相位时钟信号进行延迟处理的示意图,其中,以获得的一个周期的小数倍分频后的四相位时钟信号为例,其中,该相位延迟模块5用于设置对小数倍分频后的多相位时钟信号进行延迟处理的延时时间,相位延迟模块5接收到分频器3输出的小数倍分频后的多相位时钟信号,对接收到的所有周期的时钟信号进行延迟处理,以延迟0.25个周期为例,则延迟后的周期信号为N.25并将N.25作为标准量。
相位检测模块4与相位延迟模块5的输出端连接,用于根据小数倍分频后的多相位时钟信号和延迟处理后的小数倍分频后的多相位时钟信号生成第二时延调整信号。相位延迟模块5还用于根据第二时延调整信号调整对小数倍分频后的多相位时钟信号进行延迟处理的延迟时间。
相位检测模块4将接收到的小数倍分频后的多相位时钟信号和延迟处理后的小数倍分频后的多相位时钟信号进行对比。其中,相位延迟模块5对小数倍分频后的多相位时钟信号进行延迟处理输出的理想情况下应该是(N+0.25)*Tvco,其中,N为分频比,Tvco=1/fvco为频率。可以理解的是,以标准量为N.25为例,接收到的小数倍分频后的多相位时钟信号与延迟处理后的小数倍分频后的多相位时钟信号的上升沿和下降沿的发生时间应完全对应。以延迟处理后的小数倍分频后的多相位时钟信号作为参考,通过比较当前相位和前一相位延迟0.25周期的比值,来确定当前相位和前一相位之间的相位误差量,驱动后续算法调整当前相位延迟。
具体地,如图5所示,相位检测模块4可通过公式SUM=-4*DT4=1*T,DT4=0.25T,将接收到的延迟处理后的小数倍分频后的多相位时钟信号进行累加计算并进行积分,其中,将四相位差值积分为固定值,并将其发送至相位延迟模块5,反向调节相位延迟模块5中的延时DT4。
在本申请的一些实施例中,如图7所示,其为根据本申请一个实施例的时钟信号降噪方法的流程图。其中,时钟信号降噪方法包括步骤S1-S3,具体如下。
S1,获取多相位时钟信号。
其中,可采用如图2所示的四相位生成模块,四相位生成模块可以为高频四相位生成电路,该四相位生成电路通过相对delay延时链的方式生成,提高电路鲁棒性,进而生成0°、90°、180°和270°的四相位时钟信号,并且由于SDM噪声性能需求,四相位之间的时延差值要控制在1ps以内。
S2,根据相位信息选通多相位时钟信号的通道并对选通通道的时钟信号赋值预设周期的延迟,其中,预设周期小于多相位时钟信号的循环周期。
其中,可以采用四相位时钟选择逻辑电路,在该逻辑电路中设置有四个时钟通道,分别用于传输四相位时钟信号。可设置四相位时钟选择逻辑电路的选择模式,每个模式分别代表对选通通路的时钟信号赋值不同的预设周期的延迟,其中,预设周期小于多相位时钟信号的循环周期。相位时钟信号的循环周期为1时,该预设周期为小数倍的多相位时钟信号的循环周器,具体可根据需要进行设置。在一些实施例中,预设周期为0.25倍的多相位时钟信号的循环周期(简称0.25周期)或0.5倍的多相位时钟信号的循环周期(简称0.5周期)或0.75倍的多相位时钟信号的循环周期(简称0.75周期)。也就是说,设置四相位时钟选择逻辑电路能实现将选通通路的时钟信号延迟0.25周期或0.5周期或0.75周期。
设置该选择模式为Frac<1:0>模式,该Frac<1:0>模式代表对选通通路的时钟信号赋值0.5周期的延迟,即预设周期为0.5周期;或者,可以设置该选择模式为Frac<0:1>模式,该Frac<0:1>模式代表对选通通路的时钟信号赋值0.25周期的延迟,即预设周期为0.25周期;或者,可以设置该选择模式为Frac<1:1>模式,该Frac<1:1>模式代表对选通通路的时钟信号赋值0.75周期的延迟,即预设周期为0.75周期;或者,可以设置该选择模式为Frac<0:0>模式,该Frac<0:0>模式代表对选通通路的时钟信号赋值1周期的延迟,此处可不作为可选项。
S3,对赋值预设周期的延迟后的多相位时钟信号进行小数倍分频,以降低信号噪声。
其中,可采用小数分频器对赋值预设周期的延迟后的多相位时钟信号进行小数倍分频,例如可采用255除频器,用于实现对8G-10G的信号进行除频。具体地,小数分频器可对接收到的较高频率的信号分频,以得到所需要的低频信号。以该小数分频器接收到的四相位时钟信号均被延迟0.25周期为例,小数分频器在若干个分频周期中采取某种方法使某几个周期少计一个或几个数后,在整个计数周期的总体平均意义上获得一个小数分频比,该分频比即为0.25。
根据本申请实施例提出的时钟信号降噪方法,通过将生成的多相位时钟信号延迟预设周期,从而使得分频器在对赋值预设周期的延迟后的多相位时钟信号进行小数倍分频时,获得小数分频比,进而能将输出的低频信号的噪声降低至原噪声的小数倍,从而降低信号噪声。
在本申请的一些实施例中,如图8所示,其为根据本申请另一个实施例的时钟信号降噪方法的流程图。其中,时钟信号降噪方法还包括步骤S4和S5,具体如下。
S4,获得小数倍分频后的当前通路时钟信号与前一通路时钟信号的相位差,根据该相位差生成第一时延调整信号。
具体地,当前通路时钟信号为第二相位时钟信号时,前一通路时钟信号为第一相位时钟信号,则两个相位时钟信号的相位差为DELTA1=DT1-DT0;当前通路时钟信号为第三相位时钟信号时,前一通路时钟信号为第二相位时钟信号,则两个相位时钟信号的相位差为DELTA2=DT2-DT1;当前通路时钟信号为第四相位时钟信号时,前一通路时钟信号为第三相位时钟信号,则两个相位时钟信号的相位差为DELTA3=DT3-DT2。
获得小数倍分频时钟信号后,计算出来的相位差为相位误差量。例如,获得的相位差为10,则表示当前通路时钟信号相较于前一通路时钟信号的延时超前;获得的相位差为01,则表示当前通路时钟信号相较于前一通路时钟信号的延时滞后;获得的相位差为00,则表示当前通路时钟信号相较于前一通路时钟信号的延时准确。
S5,根据第一时延调整信号,调整当前通路时钟信号或者前一通路时钟信号的时延。
相位误差量可以为表示方向的值。根据计算出的相位差,生成第一时延调整信号并将其发送至多相位生成模块1中对应的相位生成模块。其中,可将前后相位差值作为调整信息,例如,当得到的相位差值为正值时,则表示当前通路时钟信号与前一通路时钟信号之间的延时偏大,此时相位检测模块4应该发送第一时延调整信号至相位生成模块1,以调节当前通路时钟信号所对应的相位生成电路中的可变电阻,用于减小该相位生成电路所生成多相位时钟信号的延时,或者发送第一时延调整信号调节前一通路时钟信号所对应的相位生成电路中的可变电阻,用于增大该相位生成电路所生成的多相位时钟信号的延时,进而调整并提升相邻的两个相位时钟信号的相位
精度。
在本申请的一些实施例中,如图9所示,其为根据本申请又一个实施例的时钟信号降噪方法的流程图,时钟信号降噪方法还包括步骤S6-S8,具体如下。
S6,对小数倍分频后的多相位时钟信号进行延迟处理。
其中,以获得的一个周期的小数倍分频后的四相位时钟信号为例,其中,该相位延迟模块5用于设置对小数倍分频后的多相位时钟信号进行延迟处理的延时时间。相位延迟模块5接收到分频器3输出的小数倍分频后的多相位时钟信号,对接收到的所有周期的时钟信号进行延迟处理。以延迟0.25个周期为例,则延迟后的周期信号为N.25并将N.25作为标准量。
S7,根据小数倍分频后的多相位时钟信号和所述延迟处理后的小数倍分频后的多相位时钟信号生成第二时延调整信号。
其中,根据第二时延调整信号调整对小数倍分频后的多相位时钟信号进行延迟处理的延迟时间。
S8,根据所述第二时延调整信号调整对所述小数倍分频后的多相位时钟信号进行延迟处理的延迟时间。
将接收到的小数倍分频后的多相位时钟信号和延迟处理后的小数倍分频后的多相位时钟信号进行对比。其中,相位延迟模块5对小数倍分频后的多相位时钟信号进行延迟处理输出的理想情况下应该是(N+0.25)*Tvco,其中,N为分频比,Tvco=1/fvco为频率。可以理解的是,以标准量为N.25为例,接收到的小数倍分频后的多相位时钟信号与延迟处理后的小数倍分频后的多相位时钟信号的上升沿和下降沿的发生时间应完全对应。以延迟处理后的小数倍分频后的多相位时钟信号作为参考,通过比较当前相位和前一相位延迟0.25周期的差值,来确定当前相位和前一相位之间的相位误差量,驱动后续算法调整当前相位延迟。
可通过公式SUM=-4*DT4=1*T,DT4=0.25T,将接收到的延迟处理后的小数倍分频后的多相位时钟信号进行累加计算并进行积分,其中,将四相位差值积分为固定值,反向调节相位延迟模块5中的延时DT4。
在本申请的一些实施例中,如图10所示,其为根据本申请一个实施例的多相位延迟锁相环的框图,其中,多相位延迟锁相环100包括上面任一项实施例的时钟信号降噪装置10。
本申请实施例多相位延迟锁相环100,通过设置时钟信号降噪装置10,不仅能最大程度地保证各个延迟单元的延迟时间相等,还能降低信号噪声。
根据本申请实施例的时钟信号降噪装置10和多相位延迟锁相环100的其他构成以及操作对于本领域普通技术人员而言都是已知的,这里不再详细描述。
在本说明书的描述中,参考术语“一个实施例”、“一些实施例”、“示意性实施例”、“示例”、“具体示例”、或“一些示例”等的描述意指结合该实施例或示例描述的具体特征、结构、材料或者特点包含于本申请的至少一个实施例或示例中。在本说明书中,对上述术语的示意性表述不一定指的是相同的实施例或示例。
尽管已经示出和描述了本申请的实施例,本领域的普通技术人员可以理解:在不脱离本申请的原理和宗旨的情况下可以对这些实施例进行多种变化、修改、替换和变型,本申请的范围由权利要求及其等同物限定。
Claims (12)
- 一种时钟信号降噪装置,其特征在于,包括:相位生成模块,用于根据输入信号生成多相位时钟信号;相位选择模块,所述相位选择模块的输入端与所述相位生成模块的输出端连接,用于根据相位信息选通所述多相位时钟信号的通路并对选通通路的时钟信号赋值预设周期的延迟,其中,所述预设周期小于所述多相位时钟信号的循环周期;和分频器,所述分频器的输入端与所述相位选择模块的输出端连接,用于对赋值预设周期的延迟后的多相位时钟信号进行小数倍分频,以降低信号噪声。
- 根据权利要求1所述的时钟信号降噪装置,其特征在于,还包括:相位检测模块,所述相位检测模块与所述分频器的输出端和所述相位生成模块的信号调节端连接,用于获得小数倍分频后的当前通路时钟信号与前一通路时钟信号的相位差,根据所述相位差生成第一时延调整信号,其中,所述相位生成模块还用于根据所述第一时延调整信号,调整所述当前通路时钟信号或者所述前一通路时钟信号的时延。
- 根据权利要求2所述的时钟信号降噪装置,还包括:相位延迟模块,所述相位延迟模块与所述分频器的输出端和所述相位检测模块的输入端连接,用于对小数倍分频后的多相位时钟信号进行延迟处理,其中,所述相位检测模块与所述相位延迟模块的输出端连接,用于根据小数倍分频后的多相位时钟信号和所述延迟处理后的小数倍分频后的多相位时钟信号生成第二时延调整信号,其中,所述相位延迟模块还用于根据所述第二时延调整信号,调整对所述小数倍分频后的多相位时钟信号进行延迟处理的延迟时间。
- 根据权利要求2或3所述的时钟信号降噪装置,其特征在于,所述相位生成模块为四相位生成模块,所述四相位生成模块中的每个相位生成模块包括可变电容,所述可变电容用于根据所述第一时延调整信号调节所在相位生成模块的时钟信号的时延。
- 根据权利要求2-4中任一项所述的时钟信号降噪装置,其特征在于,所述相位生成模块还用于根据所述第一时延调整信号,调整所述当前通路时钟信号所对应的相位生成电路中的可变电阻以调整所述当前通路时钟信号的时延,或者调节所述前一通路时钟信号所对应的相位生成电路中的可变电阻以调整所述前一通路时钟信号的时延。
- 根据权利要求1-5中任一项所述的时钟信号降噪装置,其特征在于,所述预设周期为0.25倍的所述多相位时钟信号的循环周期或0.5倍的所述多相位时钟信号的循环周期或0.75倍的所述多相位时钟信号的循环周期。
- 一种时钟信号降噪方法,其特征在于,包括:获取多相位时钟信号;根据相位信息选通所述多相位时钟信号的通道并对选通通道的时钟信号赋值预设周期的延迟,其中,所述预设周期小于所述多相位时钟信号的循环周期;和对赋值预设周期的延迟后的多相位时钟信号进行小数倍分频,以降低信号噪声。
- 根据权利要求7所述的时钟信号降噪方法,其特征在于,还包括:获得小数倍分频后的当前通路时钟信号与前一通路时钟信号的相位差,根据所述相位差生成第一时延调整信号;和根据所述第一时延调整信号调整所述当前通路时钟信号或者所述前一通路时钟信号的时延。
- 根据权利要求8所述的时钟信号降噪方法,其特征在于,还包括:对小数倍分频后的多相位时钟信号进行延迟处理;根据小数倍分频后的多相位时钟信号和所述延迟处理后的小数倍分频后的多相位时钟信号生成第二时延调整信号;和根据所述第二时延调整信号调整对所述小数倍分频后的多相位时钟信号进行延迟处理的延迟时间。
- 根据权利要求8或9所述的时钟信号降噪方法,其特征在于,根据所述第一时延调整信号调整所述当前通路时钟信号或者所述前一通路时钟信号的时延,包括:根据所述第一时延调整信号,调整所述当前通路时钟信号所对应的相位生成电路中的可变电阻以调整所述当前通路时钟信号的时延,或者调节所述前一通路时钟信号所对应的相位生成电路中的可变电阻以调整所述前一通路时钟信号的时延。
- 根据权利要求7-10中任一项所述的时钟信号降噪方法,其特征在于,所述预设周期为0.25倍的所述多相位时钟信号的循环周期或0.5倍的所述多相位时钟信号的循环周期或0.75倍的所述多相位时钟信号的循环周期。
- 一种多相位延迟锁相环,其特征在于,包括权利要求1-6中任一项所述的时钟信号降噪装置。
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP23832669.8A EP4404466A1 (en) | 2022-12-08 | 2023-10-09 | Clock signal noise reduction apparatus, noise reduction method, and multi-phase delay-locked loop |
US18/415,692 US20240195421A1 (en) | 2022-12-08 | 2024-01-18 | Clock signal noise reduction device and noise reduction method, and multi-phase delay phase-locked loop |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202211579269.0A CN116131845A (zh) | 2022-12-08 | 2022-12-08 | 时钟信号降噪装置、降噪方法和多相位延迟锁相环 |
CN202211579269.0 | 2022-12-08 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US18/415,692 Continuation US20240195421A1 (en) | 2022-12-08 | 2024-01-18 | Clock signal noise reduction device and noise reduction method, and multi-phase delay phase-locked loop |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2024119995A1 true WO2024119995A1 (zh) | 2024-06-13 |
Family
ID=86309018
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2023/123465 WO2024119995A1 (zh) | 2022-12-08 | 2023-10-09 | 时钟信号降噪装置、降噪方法和多相位延迟锁相环 |
Country Status (4)
Country | Link |
---|---|
US (1) | US20240195421A1 (zh) |
EP (1) | EP4404466A1 (zh) |
CN (1) | CN116131845A (zh) |
WO (1) | WO2024119995A1 (zh) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN116131845A (zh) * | 2022-12-08 | 2023-05-16 | 晶晨半导体(上海)股份有限公司 | 时钟信号降噪装置、降噪方法和多相位延迟锁相环 |
CN116820185B (zh) * | 2023-08-25 | 2023-11-17 | 高澈科技(上海)有限公司 | 可编程多相位时钟装置 |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5970110A (en) * | 1998-01-09 | 1999-10-19 | Neomagic Corp. | Precise, low-jitter fractional divider using counter of rotating clock phases |
JP2006073182A (ja) * | 2004-08-26 | 2006-03-16 | Samsung Electronics Co Ltd | ギガヘルツ周波数に効率的な遅延同期ループを有する多重位相クロック発生器を備える光学駆動回路 |
CN101378259A (zh) * | 2007-08-31 | 2009-03-04 | 锐迪科微电子(上海)有限公司 | 相位选择可编程分频器 |
CN108736888A (zh) * | 2017-04-18 | 2018-11-02 | 博通集成电路(上海)股份有限公司 | 用于补偿分数n频率综合器中的量化噪声的电路 |
CN114584137A (zh) * | 2022-03-09 | 2022-06-03 | 东南大学 | 一种相噪抵消高带宽单点调制小数锁相环架构 |
CN116131845A (zh) * | 2022-12-08 | 2023-05-16 | 晶晨半导体(上海)股份有限公司 | 时钟信号降噪装置、降噪方法和多相位延迟锁相环 |
-
2022
- 2022-12-08 CN CN202211579269.0A patent/CN116131845A/zh active Pending
-
2023
- 2023-10-09 WO PCT/CN2023/123465 patent/WO2024119995A1/zh unknown
- 2023-10-09 EP EP23832669.8A patent/EP4404466A1/en active Pending
-
2024
- 2024-01-18 US US18/415,692 patent/US20240195421A1/en active Pending
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5970110A (en) * | 1998-01-09 | 1999-10-19 | Neomagic Corp. | Precise, low-jitter fractional divider using counter of rotating clock phases |
JP2006073182A (ja) * | 2004-08-26 | 2006-03-16 | Samsung Electronics Co Ltd | ギガヘルツ周波数に効率的な遅延同期ループを有する多重位相クロック発生器を備える光学駆動回路 |
CN101378259A (zh) * | 2007-08-31 | 2009-03-04 | 锐迪科微电子(上海)有限公司 | 相位选择可编程分频器 |
CN108736888A (zh) * | 2017-04-18 | 2018-11-02 | 博通集成电路(上海)股份有限公司 | 用于补偿分数n频率综合器中的量化噪声的电路 |
CN114584137A (zh) * | 2022-03-09 | 2022-06-03 | 东南大学 | 一种相噪抵消高带宽单点调制小数锁相环架构 |
CN116131845A (zh) * | 2022-12-08 | 2023-05-16 | 晶晨半导体(上海)股份有限公司 | 时钟信号降噪装置、降噪方法和多相位延迟锁相环 |
Also Published As
Publication number | Publication date |
---|---|
CN116131845A (zh) | 2023-05-16 |
US20240195421A1 (en) | 2024-06-13 |
EP4404466A1 (en) | 2024-07-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2024119995A1 (zh) | 时钟信号降噪装置、降噪方法和多相位延迟锁相环 | |
TWI389459B (zh) | 延遲閉鎖迴路之電路及方法 | |
US8457269B2 (en) | Clock and data recovery (CDR) architecture and phase detector thereof | |
US7636002B2 (en) | Clock multiplier and method of multiplying a clock | |
US7276944B2 (en) | Clock generation circuit and clock generation method | |
US6239627B1 (en) | Clock multiplier using nonoverlapping clock pulses for waveform generation | |
US6646484B2 (en) | PLL circuit including a control logic circuit for adjusting the delay times of the clocks so that the phase error of the clocks is reduced | |
JPWO2006033203A1 (ja) | 遅延ロックループ回路、位相ロックループ回路、タイミング発生器、半導体試験装置及び半導体集積回路 | |
US7372340B2 (en) | Precision frequency and phase synthesis with fewer voltage-controlled oscillator stages | |
JPH11163720A (ja) | Pll回路 | |
US11387813B2 (en) | Frequency multiplier and delay-reused duty cycle calibration method thereof | |
CN111492584B (zh) | 用于提供分频时钟的设备及方法 | |
JP2008219866A (ja) | 半導体メモリ装置及びその駆動方法 | |
US11463096B2 (en) | Zero-delay phase-locked loop frequency synthesizer based on multi-stage synchronization | |
US8587355B2 (en) | Coarse lock detector and delay-locked loop including the same | |
JP6872852B2 (ja) | Pll回路および電子回路 | |
US20030214332A1 (en) | Phase locked loop with low steady state phase errors and calibration circuit for the same | |
US6967536B2 (en) | Phase-locked loop circuit reducing steady state phase error | |
TW201316150A (zh) | 多相位時脈產生系統及其時脈校準方法 | |
KR101363798B1 (ko) | 제로 스큐 기능을 가지는 분수배 주파수 합성기 | |
US6995590B1 (en) | Hybrid phase/delay locked loop circuits and methods | |
JPH11355107A (ja) | 高周波数クロック発生用回路 | |
WO2010016301A1 (ja) | 位相比較器、pll回路およびdll回路 | |
US6380776B1 (en) | Electrical signal synchronization | |
US12028076B1 (en) | Circuit and method for determining a delay of a delay circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
ENP | Entry into the national phase |
Ref document number: 2023832669 Country of ref document: EP Effective date: 20240108 |