WO2022202388A1 - I/oユニット、マスターユニットおよび通信システム - Google Patents
I/oユニット、マスターユニットおよび通信システム Download PDFInfo
- Publication number
- WO2022202388A1 WO2022202388A1 PCT/JP2022/010775 JP2022010775W WO2022202388A1 WO 2022202388 A1 WO2022202388 A1 WO 2022202388A1 JP 2022010775 W JP2022010775 W JP 2022010775W WO 2022202388 A1 WO2022202388 A1 WO 2022202388A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- unit
- stage
- terminal
- master
- processing circuit
- Prior art date
Links
- 238000004891 communication Methods 0.000 title claims description 74
- 238000012545 processing Methods 0.000 claims abstract description 130
- 238000011144 upstream manufacturing Methods 0.000 claims description 2
- 238000012986 modification Methods 0.000 description 9
- 230000004048 modification Effects 0.000 description 9
- 238000010586 diagram Methods 0.000 description 6
- 238000012937 correction Methods 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000009434 installation Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
- G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
- G05B19/042—Programme control other than numerical control, i.e. in sequence controllers or logic controllers using digital processors
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
- G05B19/05—Programmable logic controllers, e.g. simulating logic interconnections of signals according to ladder diagrams or function charts
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B2219/00—Program-control systems
- G05B2219/10—Plc systems
- G05B2219/12—Plc mp multi processor system
- G05B2219/1215—Master slave system
Definitions
- the present invention relates to an I/O unit, a master unit that transmits signals to equipment via the I/O unit, and a communication system having the I/O unit and the master unit.
- Japanese Patent Application Laid-Open No. 2016-110460 discloses a programmable logic controller system.
- the programmable logic controller system has a base unit (master) and multiple expansion units (slaves).
- a base unit and a plurality of expansion units are daisy-chained with a master unit at the head.
- Each of the multiple expansion units is, for example, an I/O unit.
- a base unit transmits and receives signals to a controlled device through a plurality of expansion units.
- a controlled device is, for example, a sensor or an actuator.
- the master unit and multiple I/O units are arranged along a predetermined installation direction with the master unit at the top.
- the terminals of adjacent master units are connected to the terminals of the I/O units.
- terminals of adjacent I/O units are connected to each other.
- the master unit and the plurality of I/O units are communicably connected without requiring a separate cable or the like.
- a mass consisting of a master unit and a plurality of I/O units communicatively connected is also referred to as a "station".
- An object of the present invention is to solve the above-described problems.
- a first aspect of the present invention is an I/O unit that connects a master unit and a device and transmits signals between the master unit and the device, the master unit provided in the previous stage or the I/O unit provided in the previous stage.
- a front-stage main stream terminal and a front-stage branch terminal for connecting to another I/O unit provided in the rear stage;
- a terminal, a slave processing circuit that is connected to the front-stage branch terminal and the rear-stage branch terminal and performs signal processing, and another I/O unit that is connected to the front-stage main stream terminal and provided at the rear stage, or a post-stage main stream terminal for connecting with a master unit provided in a post-stage.
- a second aspect of the present invention is a master unit that has a master processing circuit and transmits a signal to a device connected to the I/O unit via the I/O unit, the master processing circuit and , a first main stream terminal for connecting the master processing circuit located in the preceding stage via the I/O unit provided in the preceding stage, the master processing circuit, and the I/O unit provided in the subsequent stage. It has a second main stream terminal for connecting with the master processing circuit located at the rear stage, and a branch terminal for connecting with the I/O unit provided at the rear stage.
- a third aspect of the present invention is a communication system having a master unit and an I/O unit for transmitting signals between the master unit and equipment, wherein the I/O unit is provided in the front stage A front-stage main stream terminal and a front-stage branch terminal for connecting to the master unit or other I/O unit provided at the front stage, and another I/O unit connected to the front-stage branch terminal and provided at the rear stage.
- a downstream tributary terminal for connection; a slave processing circuit that is connected to the upstream tributary terminal and the downstream tributary terminal and performs signal processing; a post-stage main stream terminal for connecting to the I/O unit or the master unit provided in the post-stage, and the master unit is connected to the post-stage main stream terminal of the I/O unit provided in the pre-stage.
- a second main stream terminal connected to the front-stage main stream terminal of the I/O unit provided in the rear stage; and connected to the front-stage branch terminal of the I/O unit provided in the rear stage. and a master processing circuit connected to the first main stream terminal, the second main stream terminal, and the tributary terminal and performing signal processing.
- an I/O unit that can be expanded within one station. Also, a master unit is provided that enables expansion of I/O units within one station. Further, a communication system is provided comprising these I/O units and master units.
- FIG. 1 is a diagram showing a communication system according to a reference example of the present invention.
- FIG. 2 is a diagram representing a communication system according to an embodiment of the invention.
- FIG. 3 is a diagram showing an interface unit according to Modification 1. As shown in FIG.
- FIG. 1 is a diagram showing a communication system 100 according to a reference example of the present invention.
- the communication system 100 is a system that transmits signals between the control device 102 and the equipment 104 .
- the equipment 104 is provided in a mechanical device. Mechanical devices are, for example, machine tools or robots.
- Devices 104 include an output device 104a and an input device 104b.
- the output device 104a is, for example, an actuator such as a switch.
- the control device 102 sends a control signal to the output device 104a via the communication system 100 when driving the output device 104a.
- the input device 104b is a sensor that detects pressure, voltage, current, or the like, for example.
- the control device 102 acquires the detection signal from the input device 104b via the communication system 100.
- the communication system 100 has a plurality of communication coupler units 106 (106a, 106b) and a plurality of I/O units 108.
- the multiple I/O units 108 consist of multiple I/O units 108a and multiple I/O units 108b.
- the control device 102, the communication coupler unit 106a, and the communication coupler unit 106b are sequentially connected in this order.
- a communication path (main flow line La) that follows the control device 102, the communication coupler unit 106a, and the communication coupler unit 106b in this order is configured.
- a cable is used to connect the control device 102 and the communication coupler unit 106a.
- the communication coupler unit 106a and the communication coupler unit 106b are connected using another cable. Cables are provided by the operator.
- a plurality of I/O units 108a are sequentially connected to the rear stage of the communication coupler unit 106a. Thereby, the communication coupler unit 106a and the plurality of I/O units 108a constitute one station. Also, a communication path (tributary line Lb1) is formed that sequentially follows the communication coupler unit 106a and the plurality of I/O units 108a.
- a plurality of I/O units 108b are sequentially connected to the rear stage of the communication coupler unit 106b. Thereby, the communication coupler unit 106b and the plurality of I/O units 108b form one station. Also, a communication path (tributary line Lb2) is configured that sequentially follows the communication coupler unit 106b and the plurality of I/O units 108b.
- a plurality of I/O units 108 are connected to a plurality of devices 104 .
- a plurality of I/O units 108 in FIG. 1 are connected to devices 104 different from each other. However, multiple devices 104 may be connected to one I/O unit 108 .
- Communication coupler unit 106 a and communication coupler unit 106 b each have master processing circuit 18 .
- Each of I/O unit 108a and I/O unit 108b has a slave processing circuit 30 and an interface 32 .
- the slave processing circuit 30 is a circuit that inputs and outputs signals to and from the master processing circuit 18 .
- Each of the master processing circuit 18 and the slave processing circuit 30 includes, for example, a CPU (Central Processing Unit).
- each of the master processing circuit 18 and slave processing circuit 30 may include, for example, an ASIC (Application Specific Integrated Circuit), a PLD (Programmable Logic Device), or an FPGA (Field Programmable Logic Gate Array).
- the interface 32 is hardware (a circuit, a group of electronic components) that transmits signals between the slave processing circuit 30 and the device 104 .
- the interface 32 connects the slave processing circuit 30 and the device 104 , and the slave processing circuit 30 inputs and outputs signals to and from the device 104 . Note that the specific configuration of the interface 32 differs depending on the type of device 104 .
- the master processing circuit 18 of the communication coupler unit 106a and the master processing circuit 18 of the communication coupler unit 106b are daisy-chained by the main flow line La with the control device 102 at the head. Also, the slave processing circuits 30 of the plurality of I/O units 108a are daisy-chained with the master processing circuit 18 of the communication coupler unit 106a at the head by the tributary line Lb1. Furthermore, the slave processing circuits 30 of the plurality of I/O units 108b are daisy-chained with the master processing circuit 18 of the communication coupler unit 106b at the head by the tributary line Lb2.
- control device 102 When the control device 102 sends a control signal to the device 104, the control device 102 outputs the control signal to the communication coupler unit 106a connected in the first stage (first) as seen from itself.
- This control signal includes address information and the like of the I/O unit 108 to which the destination device 104 is connected.
- the master processing circuit 18 of the communication coupler unit 106a determines whether the address information included in the control signal indicates any one of the plurality of I/O units 108a. If the address information does not indicate any of the plurality of I/O units 108a, the master processing circuit 18 of the communication coupler unit 106a outputs a control signal to the master processing circuit 18 of the communication coupler unit 106b.
- the master processing circuit 18 of the communication coupler unit 106a When the address information indicates one of the plurality of I/O units 108a, the master processing circuit 18 of the communication coupler unit 106a outputs a control signal to the subsequent I/O unit 108a.
- the slave processing circuit 30 of the I/O unit 108a to which the control signal is input from the previous stage determines whether the address information included in the input control signal indicates itself.
- the slave processing circuit 30 of the I/O unit 108a outputs a control signal to the device 104 connected thereto. This causes the device 104 to operate.
- the I/O unit 108a outputs the control signal to the subsequent I/O unit 108a.
- the I/O unit 108 may output the control signal to the subsequent I/O unit 108 when the address information included in the control signal indicates itself. Further, when the address information included in the control signal indicates the I/O unit 108 connected thereto, the communication coupler unit 106 may output the control signal to the subsequent communication coupler unit 106 .
- the device 104 may output a signal toward the control device 102 .
- the signal of device 104 is input to slave processing circuit 30 of I/O unit 108 to which device 104 is connected.
- the slave processing circuit 30 sends a signal input from the device 104 connected thereto to the control device 102 .
- the slave processing circuit 30 outputs a signal to the I/O unit 108 or communication coupler unit 106 connected to its previous stage.
- the slave processing circuit 30 includes in the output signal the content output by the device 104 and the address information of the I/O unit 108 that output the signal. Since the input/output of signals between the communication coupler unit 106 and the I/O unit 108 is a well-known technique, further explanation is omitted.
- a station headed by the communication coupler unit 106a and a station headed by the communication coupler unit 106b are configured. From an operator's point of view, there is a case where the required communication coupler unit 106 and the required I/O unit 108 are all desired to be installed together in one station.
- the number of I/O units (slave processing circuits 30) 108 with which one communication coupler unit 106 can communicate in parallel is limited. More specifically, this limited number of units is determined on the basis of the communication quality allowed by the designer while considering the performance of the master processing circuit 18 . At least when the number of I/O units 108 exceeds the limited number of master processing circuits 18, the operator has no choice but to install a plurality of stations.
- FIG. 2 is a diagram representing a communication system 10 according to an embodiment of the invention.
- slave processing circuit 30 is also described as slave processing circuit 30a or slave processing circuit 30b depending on whether slave processing circuit 30 belongs to tributary line Lb1 or tributary line Lb2.
- the interface 32 is also described as an interface 32a or an interface 32b depending on whether the interface 32 belongs to the tributary line Lb1 or the tributary line Lb2.
- the communication system 10 is a system having multiple master units and multiple slave units that are slaves of the multiple master units. More specifically, communication system 10 includes communication coupler unit 12 , interface unit 14 and a plurality of I/O units 16 .
- Each of the communication coupler unit 12 and the interface unit 14 is a master unit in the communication system 10.
- each of the plurality of I/O units 16 is a slave unit in communication system 10 .
- the I/O unit 16 serving as a slave unit of the communication coupler unit 12 is an I/O unit 16a.
- the I/O unit 16 serving as a slave unit of the interface unit 14 is an I/O unit 16b.
- the communication coupler unit 12 has a master processing circuit 18 (18a), a power supply 20, a connector 22, a terminal 24 (24a), a terminal 26 (26a), and a housing 28.
- the master processing circuit 18a, the power supply 20, the connector 22, the terminals 24a, and the terminals 26a are housed in the housing 28.
- the power supply 20 supplies power to the master processing circuit 18a. However, the power supply 20 may supply power to the interface unit 14 or the I/O unit 16 connected to the downstream side of the communication coupler unit 12 .
- the connector 22 is a connector for connecting with the control device 102, another communication coupler unit 12, or the communication coupler unit 106 (Fig. 1). In the example of FIG. 2, connector 22 is connected to controller 102 . The connector 22 is connected to the master processing circuit 18a. Thus, in the example of FIG. 2, master processing circuitry 18a is connected to controller 102 through connector 22. FIG.
- Each of the terminal 24a and the terminal (tributary terminal) 26a is a terminal for connecting with the I/O unit 16 provided in the subsequent stage.
- Each of the terminals 24a and 26a is connected to the master processing circuit 18a. Therefore, the master processing circuit 18a is interposed between the connector 22 and the terminal 24a. Similarly, a master processing circuit 18a is interposed between the connector 22 and the terminal 26a.
- the interface unit 14 has a master processing circuit 18 (18b), a terminal 24 (24b), a terminal 26 (26b), a terminal 44, and a housing 46.
- the master processing circuit 18b, the terminal 24b, the terminal 26b, and the terminal 44 are accommodated in the housing 46. As shown in FIG.
- Each of the terminal 24b and the terminal 26b is a terminal for connecting with the I/O unit 16 provided in the subsequent stage.
- the terminal 44 is a terminal for connecting with the I/O unit 16 provided in the preceding stage of the interface unit 14 .
- Each of the terminals 24b and 26b is connected to the master processing circuit 18b.
- a terminal (first mainstream terminal) 44 is connected to the master processing circuit 18b. Therefore, the master processing circuit 18b is interposed between the terminal 44 and the terminal 24b. Similarly, a master processing circuit 18b is interposed between terminal 44 and terminal 26b.
- the I/O unit 16 includes a slave processing circuit 30, an interface 32, a terminal (front-stage main stream terminal) 34, a terminal (front-stage branch terminal) 36, a terminal (back-stage branch terminal) 38, and a terminal (back-stage side main stream terminal) 40 and a housing 42 .
- the slave processing circuit 30, the interface 32, the terminal (front-stage main stream terminal) 34, the terminal (front-stage branch terminal) 36, the terminal (back-stage branch terminal) 38, and the terminal (back-stage main stream terminal) 40 are accommodated in the housing 42 .
- Each of the terminal 34 and the terminal 36 is a terminal for connecting to the communication coupler unit 12 provided in the previous stage, the interface unit 14 provided in the previous stage, or another I/O unit 16 provided in the previous stage. be. Note that the terminal 36 is connected to the slave processing circuit 30 .
- the terminal 34 of the I/O unit 16 (16a) is connected to the terminal 24a of the communication coupler unit 12, and the terminal 36 and the terminal 26a are connected. Connected.
- the master processing circuit 18a of the communication coupler unit 12 and the slave processing circuit 30 of the I/O unit 16a are connected through terminals 26a and 36, respectively.
- the terminal 34 of the I/O unit 16 (16b) is connected to the terminal 24b of the interface unit 14, and the terminal 36 and the terminal 26b are connected. be.
- the master processing circuit 18b of the interface unit 14 and the slave processing circuit 30 of the I/O unit 16b are connected through terminals 26b and 36, respectively.
- a terminal 38 is a terminal for connecting to another I/O unit 16 provided in the subsequent stage. Terminal 38 is connected to terminal 36 via slave processing circuit 30 .
- the terminal 40 is a terminal for connecting with another I/O unit 16 provided in the subsequent stage or the interface unit 14 provided in the subsequent stage. Terminal 40 is connected to terminal 34 .
- the terminals 34 and 40 are connected without the slave processing circuit 30 intervening. That is, the terminals 34 and 40 are connected to each other while being electrically disconnected from the slave processing circuit 30 .
- the terminal 38 of the pre-stage I/O and the terminal 36 of the post-stage I/O are connected. Connected. Also, the terminal 40 of the front-stage I/O and the terminal 34 of the rear-stage I/O are connected.
- the slave processing circuit 30 of the front stage I/O and the slave processing circuit 30 of the rear stage I/O are connected through the terminal 38 of the front stage I/O and the terminal 36 of the rear stage I/O.
- the terminal 40 of the I/O unit 16a and the terminal 44 of the interface unit 14 are connected.
- the terminal 44 is connected to the terminal 24a of the communication coupler unit 12 through the I/O unit 16a (a plurality of I/O units 16a).
- terminal 44 is connected to master processing circuit 18b.
- the terminal 24a is connected to the master processing circuit 18a. Therefore, the master processing circuit 18b is connected (daisy-chained) to the master processing circuit 18a.
- No slave processing circuit 30 is interposed between the master processing circuit 18b and the master processing circuit 18a.
- the operator can Unit 16b can be connected to interface unit 14 .
- the connection between the master processing circuit 18a of the communication coupler unit 12 and the master processing circuit 18b of the interface unit 14 is made within one station through the I/O unit 16a (a plurality of I/O units 16a).
- Another interface unit 14 and the I/O unit 16 may be connected in sequence to the stage further behind the I/O unit 16 provided at the stage after the interface unit 14 .
- the master processing circuit 18b of the interface unit 14 may be connected to the master processing circuit 18 on the downstream side through the terminals 34 and 40 of one or more I/O units 16.
- FIG. 3 is a diagram showing the interface unit 14A (14) according to Modification 1.
- FIG. 3 includes an I/O unit 16a on the front side and an I/O unit 16b on the rear side.
- the terminal 24b and the terminal 44 of the interface unit 14A may be connected by a first signal line 48. Also, the first signal line 48 of the interface unit 14A and the master processing circuit 18b may be connected by a second signal line 50.
- FIG. 1 A first signal line 48 of the interface unit 14A and the master processing circuit 18b may be connected by a second signal line 50.
- Terminal 38 is connected to slave processing circuit 30 and terminal 36 is connected to slave processing circuit 30 .
- the terminals 38 and 36 may be connected without the slave processing circuit 30 .
- the terminals 38 and 36 may be connected by a signal line, and the signal line and the slave processing circuit 30 may be connected by another signal line.
- a first invention is an I/O unit (16) that connects a master unit (12, 14) and a device (104) and transmits signals between the master unit (14) and the device, , a front-stage main stream terminal (34) and a front-stage branch terminal (36) for connecting with a master unit (12, 14) provided at the front stage or another I/O unit (16) provided at the front stage; a post-stage branch terminal (38) connected to a side branch terminal and connected to another I/O unit (16) provided in a post-stage, and connected to the preceding stage-side branch terminal and the post-stage branch terminal, A slave processing circuit (30) that performs signal processing, and a post-stage connected to the pre-stage main stream terminal and connected to the other I/O unit provided post-stage or the master unit (14) provided post-stage. a side mainstream terminal (40).
- a plurality of slave processing circuits may be daisy-chained by connecting the latter-stage tributary terminal to the former-stage tributary terminal of another I/O unit provided in the latter stage.
- a first aspect of the present invention is a master unit (14) in which the front-stage main stream terminal is connected to a master processing circuit (18) of the master unit provided on the front-stage side, and the rear-stage main stream terminal is provided on the rear-stage side.
- a master processing circuit (18) of the master unit provided on the front-stage side
- the rear-stage main stream terminal is provided on the rear-stage side.
- the I/O unit may further include an interface (32) for connecting the slave processing circuit and the device, and allowing the slave processing circuit to input/output signals with the device.
- a second invention is a master unit (14) having a master processing circuit (18) and transmitting signals with a device (104) connected to the I/O unit (16) via the I/O unit (16).
- a first main stream terminal (44) for connecting the master processing circuit and the master processing circuit (18) located in the preceding stage via the I/O unit provided in the preceding stage;
- a second main stream terminal (24) for connecting the processing circuit and the master processing circuit (18) located in the latter stage via the I/O unit (16) provided in the latter stage; and a tributary terminal (26) for connecting with an I/O unit.
- a master unit is provided that makes it possible to add I/O units within one station.
- a third invention is a communication system (10) having a master unit (12, 14) and an I/O unit (16) for transmitting signals between the master unit and a device (104),
- the I/O unit includes a front-stage main stream terminal (34) and a front-stage branch terminal (36) for connecting with the master unit provided at the front stage or another I/O unit (16) provided at the front stage;
- a rear-stage branch terminal (38) connected to the front-stage branch terminal and connected to another I/O unit (16) provided at a rear stage, and connected to the front-stage branch terminal and the rear-stage branch terminal.
- the master unit (14) includes a first main stream terminal (44) connected to the post-stage main stream terminal of the I/O unit provided in the previous stage; a second main stream terminal (24) connected to the front stage side main stream terminal of the I/O unit provided in the rear stage, and a branch terminal (26) connected to the front stage side branch terminal of the I/O unit provided in the rear stage ), and a master processing circuit (18) connected to the first mainstream terminal, the second mainstream terminal and the branch terminal and performing signal processing.
- the I/O unit may further include an interface (32) for connecting the slave processing circuit and the device, and allowing the slave processing circuit to input/output signals with the device.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Automation & Control Theory (AREA)
- General Engineering & Computer Science (AREA)
- Small-Scale Networks (AREA)
- Programmable Controllers (AREA)
Abstract
Description
図1は、本発明の参考例に係る通信システム100を表す図である。
通信カプラユニット106aと、通信カプラユニット106bとの各々は、マスター処理回路18を有する。I/Oユニット108aと、I/Oユニット108bとの各々は、スレーブ処理回路30と、インターフェース32とを有する。スレーブ処理回路30は、マスター処理回路18と信号の入出力を行う回路である。マスター処理回路18とスレーブ処理回路30との各々は、例えばCPU(中央処理装置)を含む。ただし、マスター処理回路18とスレーブ処理回路30との各々は、例えばASIC(特定用途向け集積回路)、PLD(プログラマブルロジックデバイス)、または、FPGA(フィールドプログラマブルロジックゲートアレー)等を含んでもよい。インターフェース32は、スレーブ処理回路30と機器104との間で信号を伝送するハードウェア(回路、電子部品群)である。インターフェース32は、スレーブ処理回路30と機器104とを接続し、スレーブ処理回路30が機器104と信号の入出力を行う。なお、インターフェース32の具体的な構成は、機器104の種類に応じて異なる。
以上、本発明の一例として実施の形態が説明された。上記実施の形態には、多様な変更または改良を加えることが可能である。また、その様な変更または改良を加えた形態が本発明の技術的範囲に含まれ得ることは、請求の範囲の記載から明らかである。
実施の形態では、インターフェースユニット14の端子24bと端子44とはマスター処理回路18bを介して接続された。しかしながら、インターフェースユニット14の構成はこれに限定されない。
端子38はスレーブ処理回路30と接続され、且つ、端子36はスレーブ処理回路30と接続される。ただし、端子38と端子36とは、スレーブ処理回路30を介さず接続されてもよい。例えば、端子38と端子36とが信号線によって結ばれ、且つ、該信号線とスレーブ処理回路30とが別の信号線によって結ばれてもよい。
上記実施の形態および変形例から把握しうる発明について、以下に記載する。
第1の発明は、マスターユニット(12、14)と機器(104)とを接続し、前記マスターユニット(14)と前記機器との間で信号を伝送するI/Oユニット(16)であって、前段に設けられるマスターユニット(12、14)または前段に設けられる他のI/Oユニット(16)と接続するための前段側本流端子(34)および前段側支流端子(36)と、前記前段側支流端子に接続され、後段に設けられる他のI/Oユニット(16)と接続するための後段側支流端子(38)と、前記前段側支流端子と前記後段側支流端子とに接続され、信号処理を行うスレーブ処理回路(30)と、前記前段側本流端子に接続され、後段に設けられる他の前記I/Oユニット、または後段に設けられる前記マスターユニット(14)と接続するための後段側本流端子(40)と、を備える。
第2の発明は、マスター処理回路(18)を有し、I/Oユニット(16)を介して、前記I/Oユニットに接続された機器(104)と信号を伝送するマスターユニット(14)であって、前記マスター処理回路と、前段に設けられる前記I/Oユニットを介して前段側に位置するマスター処理回路(18)とを接続するための第1本流端子(44)と、前記マスター処理回路と、後段に設けられるI/Oユニット(16)を介して後段側に位置するマスター処理回路(18)とを接続するための第2本流端子(24)と、後段に設けられた前記I/Oユニットと接続するための支流端子(26)と、を備える。
第3の発明は、マスターユニット(12、14)と、前記マスターユニットと機器(104)との間で信号を伝送するI/Oユニット(16)とを有する通信システム(10)であって、前記I/Oユニットは、前段に設けられる前記マスターユニットまたは前段に設けられる他のI/Oユニット(16)と接続するための前段側本流端子(34)および前段側支流端子(36)と、前記前段側支流端子に接続され、後段に設けられる他のI/Oユニット(16)と接続するための後段側支流端子(38)と、前記前段側支流端子と前記後段側支流端子とに接続され、信号処理を行うスレーブ処理回路(30)と、前記前段側本流端子に接続され、後段に設けられる他の前記I/Oユニット、または後段に設けられるマスターユニット(14)と接続するための後段側本流端子(40)と、を備え、前記マスターユニット(14)は、前段に設けられた前記I/Oユニットの前記後段側本流端子に接続される第1本流端子(44)と、後段に設けられる前記I/Oユニットの前記前段側本流端子に接続される第2本流端子(24)と、後段に設けられる前記I/Oユニットの前記前段側支流端子に接続される支流端子(26)と、前記第1本流端子、前記第2本流端子および前記支流端子に接続され、信号処理を行うマスター処理回路(18)と、を備える。
Claims (7)
- マスターユニット(12、14)と機器(104)とを接続し、前記マスターユニットと前記機器との間で信号を伝送するI/Oユニット(16)であって、
前段に設けられるマスターユニットまたは前段に設けられる他のI/Oユニットと接続するための前段側本流端子(34)および前段側支流端子(36)と、
前記前段側支流端子に接続され、後段に設けられる他のI/Oユニット(16)と接続するための後段側支流端子(38)と、
前記前段側支流端子と前記後段側支流端子とに接続され、信号処理を行うスレーブ処理回路(30)と、
前記前段側本流端子に接続され、後段に設けられる他の前記I/Oユニット、または後段に設けられる前記マスターユニットと接続するための後段側本流端子(40)と、
を備える、I/Oユニット。 - 請求項1に記載のI/Oユニットであって、
前記後段側支流端子が後段に設けられる他の前記I/Oユニットの前記前段側支流端子と接続されることで、複数の前記スレーブ処理回路をデイジーチェーン接続する、I/Oユニット。 - 請求項1または2に記載のI/Oユニットであって、
前記前段側本流端子が前段側に設けられた前記マスターユニットのマスター処理回路(18)に接続され、前記後段側本流端子が後段側に設けられたマスターユニット(14)のマスター処理回路(18)に接続されることで、複数の前記マスター処理回路をデイジーチェーン接続する、I/Oユニット。 - 請求項1~3のいずれか1項に記載のI/Oユニットであって、
前記スレーブ処理回路と前記機器とを接続し、前記スレーブ処理回路が前記機器と信号の入出力を行うためのインターフェース(32)をさらに備える、I/Oユニット。 - マスター処理回路(18)を有し、I/Oユニット(16)を介して、前記I/Oユニットに接続された機器(104)と信号を伝送するマスターユニット(14)であって、
前記マスター処理回路と、前段に設けられる前記I/Oユニットを介して前段側に位置するマスター処理回路とを接続するための第1本流端子(44)と、
前記マスター処理回路と、後段に設けられるI/Oユニットを介して後段側に位置するマスター処理回路とを接続するための第2本流端子(24)と、
後段に設けられた前記I/Oユニットと接続するための支流端子(26)と、
を備える、マスターユニット。 - マスターユニット(12、14)と、前記マスターユニットと機器(104)との間で信号を伝送するI/Oユニット(16)とを有する通信システム(10)であって、
前記I/Oユニットは、
前段に設けられる前記マスターユニットまたは前段に設けられる他のI/Oユニット(16)と接続するための前段側本流端子(34)および前段側支流端子(36)と、
前記前段側支流端子に接続され、後段に設けられる他のI/Oユニット(16)と接続するための後段側支流端子(38)と、
前記前段側支流端子と前記後段側支流端子とに接続され、信号処理を行うスレーブ処理回路(30)と、
前記前段側本流端子に接続され、後段に設けられる他の前記I/Oユニット、または後段に設けられるマスターユニット(14)と接続するための後段側本流端子(40)と、
を備え、
前記マスターユニットは、
前段に設けられた前記I/Oユニットの前記後段側本流端子に接続される第1本流端子(44)と、
後段に設けられる前記I/Oユニットの前記前段側本流端子に接続される第2本流端子(24)と、
後段に設けられる前記I/Oユニットの前記前段側支流端子に接続される支流端子(26)と、
前記第1本流端子、前記第2本流端子および前記支流端子に接続され、信号処理を行うマスター処理回路(18)と、
を備える、通信システム。 - 請求項6に記載の通信システムであって、
前記I/Oユニットは、前記スレーブ処理回路と前記機器とを接続し、前記スレーブ処理回路が前記機器と信号の入出力を行うためのインターフェース(32)をさらに備える、通信システム。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP22775180.7A EP4318147A1 (en) | 2021-03-24 | 2022-03-11 | I/o unit, master unit, and communications system |
JP2023509008A JPWO2022202388A1 (ja) | 2021-03-24 | 2022-03-11 | |
CN202280021359.XA CN117063135A (zh) | 2021-03-24 | 2022-03-11 | I/o单元、主单元以及通信*** |
US18/282,297 US20240160591A1 (en) | 2021-03-24 | 2022-03-11 | I/o unit, master unit, and communications system |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2021050003 | 2021-03-24 | ||
JP2021-050003 | 2021-03-24 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2022202388A1 true WO2022202388A1 (ja) | 2022-09-29 |
Family
ID=83394916
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2022/010775 WO2022202388A1 (ja) | 2021-03-24 | 2022-03-11 | I/oユニット、マスターユニットおよび通信システム |
Country Status (6)
Country | Link |
---|---|
US (1) | US20240160591A1 (ja) |
EP (1) | EP4318147A1 (ja) |
JP (1) | JPWO2022202388A1 (ja) |
CN (1) | CN117063135A (ja) |
TW (1) | TW202238290A (ja) |
WO (1) | WO2022202388A1 (ja) |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH09247766A (ja) * | 1996-03-07 | 1997-09-19 | Meidensha Corp | 遠方監視制御システム |
JP2002091519A (ja) * | 2000-09-20 | 2002-03-29 | Hitachi Ltd | プログラマブルコントローラ及び誤配線修正方法 |
JP2011130307A (ja) * | 2009-12-21 | 2011-06-30 | Mitsubishi Electric Corp | 冗長化通信装置 |
JP2016110460A (ja) | 2014-12-08 | 2016-06-20 | 株式会社キーエンス | プログラマブルコントローラ、プログラマブルコントローラの制御方法およびプログラム |
JP2018157456A (ja) * | 2017-03-21 | 2018-10-04 | ファナック株式会社 | スレーブ、シリアル通信システム、および、シリアル通信システムの通信方法 |
JP2019114085A (ja) * | 2017-12-25 | 2019-07-11 | オムロン株式会社 | 制御システムおよび制御装置 |
JP2021002172A (ja) * | 2019-06-20 | 2021-01-07 | 株式会社日立製作所 | デイジーチェーン接続システム及びシステム制御方法 |
-
2022
- 2022-03-11 WO PCT/JP2022/010775 patent/WO2022202388A1/ja active Application Filing
- 2022-03-11 EP EP22775180.7A patent/EP4318147A1/en active Pending
- 2022-03-11 CN CN202280021359.XA patent/CN117063135A/zh active Pending
- 2022-03-11 JP JP2023509008A patent/JPWO2022202388A1/ja active Pending
- 2022-03-11 US US18/282,297 patent/US20240160591A1/en active Pending
- 2022-03-18 TW TW111109973A patent/TW202238290A/zh unknown
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH09247766A (ja) * | 1996-03-07 | 1997-09-19 | Meidensha Corp | 遠方監視制御システム |
JP2002091519A (ja) * | 2000-09-20 | 2002-03-29 | Hitachi Ltd | プログラマブルコントローラ及び誤配線修正方法 |
JP2011130307A (ja) * | 2009-12-21 | 2011-06-30 | Mitsubishi Electric Corp | 冗長化通信装置 |
JP2016110460A (ja) | 2014-12-08 | 2016-06-20 | 株式会社キーエンス | プログラマブルコントローラ、プログラマブルコントローラの制御方法およびプログラム |
JP2018157456A (ja) * | 2017-03-21 | 2018-10-04 | ファナック株式会社 | スレーブ、シリアル通信システム、および、シリアル通信システムの通信方法 |
JP2019114085A (ja) * | 2017-12-25 | 2019-07-11 | オムロン株式会社 | 制御システムおよび制御装置 |
JP2021002172A (ja) * | 2019-06-20 | 2021-01-07 | 株式会社日立製作所 | デイジーチェーン接続システム及びシステム制御方法 |
Also Published As
Publication number | Publication date |
---|---|
TW202238290A (zh) | 2022-10-01 |
JPWO2022202388A1 (ja) | 2022-09-29 |
EP4318147A1 (en) | 2024-02-07 |
US20240160591A1 (en) | 2024-05-16 |
CN117063135A (zh) | 2023-11-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8055826B2 (en) | Communication system and method for operation thereof | |
US8531942B2 (en) | Communication system having a master/slave structure | |
US8001306B2 (en) | Interface unit and communication system having a master/slave structure | |
US10963412B2 (en) | Flexible expandable automation device with hot-swappable I/O-units | |
WO2022202388A1 (ja) | I/oユニット、マスターユニットおよび通信システム | |
WO2022202391A1 (ja) | I/oユニット、および通信システム | |
US7944157B2 (en) | Dual ring dedicated drive control system for medium voltage variable frequency drives | |
JP7152632B1 (ja) | マスターユニット、および通信システム | |
WO2022202386A1 (ja) | I/oユニット | |
JP7152631B1 (ja) | マスターユニット | |
US20020172224A1 (en) | Ethernet node having hub, switch and/or repeater characteristics | |
TWI843068B (zh) | 主單元及通信系統 | |
EP2369790B1 (en) | Communication device | |
JPH04143804A (ja) | シリアルデータリンクの接続方式 | |
WO2022202387A1 (ja) | I/oユニット | |
MXPA04012475A (es) | Aparato enrutador de transmision linealmente expansible. | |
US8762593B2 (en) | Data transmission system and data communication device | |
JP2003188938A (ja) | マルチ接続インタフェース回路 | |
JP2004328278A (ja) | 通信システム | |
JPS63252042A (ja) | 連続形バイパス制御装置 | |
JP2016091252A (ja) | Ieee1394インターフェース回路 | |
JP2001067330A (ja) | 分散処理システム | |
JPH11150460A (ja) | セレクト方法及びセレクタ | |
JPH1195814A (ja) | プログラマブルコントローラの信号伝送方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 22775180 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 2023509008 Country of ref document: JP Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 202280021359.X Country of ref document: CN |
|
WWE | Wipo information: entry into national phase |
Ref document number: 18282297 Country of ref document: US |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2022775180 Country of ref document: EP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
ENP | Entry into the national phase |
Ref document number: 2022775180 Country of ref document: EP Effective date: 20231024 |