WO2020187237A1 - 薄膜晶体管及其制备方法和显示装置 - Google Patents
薄膜晶体管及其制备方法和显示装置 Download PDFInfo
- Publication number
- WO2020187237A1 WO2020187237A1 PCT/CN2020/079924 CN2020079924W WO2020187237A1 WO 2020187237 A1 WO2020187237 A1 WO 2020187237A1 CN 2020079924 W CN2020079924 W CN 2020079924W WO 2020187237 A1 WO2020187237 A1 WO 2020187237A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- layer
- gate
- thin film
- film transistor
- active layer
- Prior art date
Links
- 239000010409 thin film Substances 0.000 title claims abstract description 68
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 21
- 239000000758 substrate Substances 0.000 claims abstract description 39
- 238000000034 method Methods 0.000 claims description 65
- 239000000463 material Substances 0.000 claims description 34
- 230000008569 process Effects 0.000 claims description 33
- 229920002120 photoresistant polymer Polymers 0.000 claims description 19
- 238000005468 ion implantation Methods 0.000 claims description 17
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 16
- 229920005591 polysilicon Polymers 0.000 claims description 16
- 238000000059 patterning Methods 0.000 claims description 15
- NIXOWILDQLNWCW-UHFFFAOYSA-N acrylic acid group Chemical group C(C=C)(=O)O NIXOWILDQLNWCW-UHFFFAOYSA-N 0.000 claims description 11
- 239000011347 resin Substances 0.000 claims description 11
- 229920005989 resin Polymers 0.000 claims description 11
- 238000001312 dry etching Methods 0.000 claims description 10
- 238000005530 etching Methods 0.000 claims description 6
- 238000000151 deposition Methods 0.000 claims description 5
- 238000004380 ashing Methods 0.000 claims description 3
- 239000010408 film Substances 0.000 description 18
- 229910052751 metal Inorganic materials 0.000 description 10
- 239000002184 metal Substances 0.000 description 10
- 229910021417 amorphous silicon Inorganic materials 0.000 description 6
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 6
- 238000002425 crystallisation Methods 0.000 description 5
- 230000000694 effects Effects 0.000 description 5
- 239000011521 glass Substances 0.000 description 5
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 5
- 238000001505 atmospheric-pressure chemical vapour deposition Methods 0.000 description 4
- 239000004973 liquid crystal related substance Substances 0.000 description 4
- 238000002360 preparation method Methods 0.000 description 4
- 238000005229 chemical vapour deposition Methods 0.000 description 3
- 238000002513 implantation Methods 0.000 description 3
- 230000005012 migration Effects 0.000 description 3
- 238000013508 migration Methods 0.000 description 3
- 238000000206 photolithography Methods 0.000 description 3
- 238000004544 sputter deposition Methods 0.000 description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 2
- 229910001257 Nb alloy Inorganic materials 0.000 description 2
- 229910000583 Nd alloy Inorganic materials 0.000 description 2
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- UBSJOWMHLJZVDJ-UHFFFAOYSA-N aluminum neodymium Chemical compound [Al].[Nd] UBSJOWMHLJZVDJ-UHFFFAOYSA-N 0.000 description 2
- 239000003795 chemical substances by application Substances 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 238000007715 excimer laser crystallization Methods 0.000 description 2
- 229910001092 metal group alloy Inorganic materials 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 229910052750 molybdenum Inorganic materials 0.000 description 2
- 239000011733 molybdenum Substances 0.000 description 2
- DTSBBUTWIOVIBV-UHFFFAOYSA-N molybdenum niobium Chemical compound [Nb].[Mo] DTSBBUTWIOVIBV-UHFFFAOYSA-N 0.000 description 2
- 238000002207 thermal evaporation Methods 0.000 description 2
- 239000010936 titanium Substances 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 230000008025 crystallization Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 230000001678 irradiating effect Effects 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 239000007790 solid phase Substances 0.000 description 1
- 239000012780 transparent material Substances 0.000 description 1
- 238000007740 vapor deposition Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
- H01L29/78636—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device with supplementary region or layer for improving the flatness of the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
- H01L21/26513—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically active species
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/266—Bombardment with radiation with high-energy radiation producing ion implantation using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1222—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/127—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/6675—Amorphous silicon or polysilicon transistors
- H01L29/66765—Lateral single gate single channel transistors with inverted structure, i.e. the channel layer is formed after the gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
- H01L29/78618—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
- H01L29/78621—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure with LDD structure or an extension or an offset region or characterised by the doping profile
- H01L29/78627—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure with LDD structure or an extension or an offset region or characterised by the doping profile with a significant overlap between the lightly doped drain and the gate electrode, e.g. GOLDD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78651—Silicon transistors
- H01L29/7866—Non-monocrystalline silicon transistors
- H01L29/78672—Polycrystalline or microcrystalline silicon transistor
- H01L29/78678—Polycrystalline or microcrystalline silicon transistor with inverted-type structure, e.g. with bottom gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
- H01L2029/42388—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor characterised by the shape of the insulating material
Definitions
- the present disclosure belongs to the field of display technology, and specifically relates to a thin film transistor, a preparation method thereof, and a display device.
- the gate of the thin film transistor is formed on a glass substrate
- other film layers of the thin film transistor are directly formed on the glass substrate in sequence.
- the gate formed on the glass substrate is an upwardly convex structure relative to the glass substrate itself, so that it is sequentially formed on the raised structure (ie, the gate)
- the other film layers of the thin film transistor may also be deformed and convex, which will cause the carrier migration in the active layer of the thin film transistor to be blocked when the thin film transistor is working, thereby greatly reducing the thin film transistor performance.
- the present disclosure provides a new method for manufacturing thin film transistors.
- a thin film transistor provided by the present disclosure includes a substrate, a gate, a gate insulating layer, an active layer, and a source-drain layer which are sequentially arranged on the substrate; the source-drain layer is correspondingly located on the second layer of the active layer.
- the material of the flat layer includes acrylic and transparent resin.
- the thickness of the gate insulating layer includes
- the material of the active layer includes low temperature polysilicon.
- the present disclosure also provides a method for manufacturing a thin film transistor, including: sequentially forming a gate, a gate insulating layer, an active layer, and a source-drain layer on a substrate, the source-drain layer being formed on the first active layer The source contact area and the first drain contact area; wherein, after the gate is formed, a flat layer is also formed, the flat layer and the gate are in the same layer and are in close contact, and the flat layer The surface is flush with the upper surface of the grid.
- the step of forming a gate and a flat layer includes: forming a gate pattern on a substrate through a patterning process; depositing a flat layer material on the substrate on which the gate is formed; The flat layer material is exposed, developed, and cured to form a flat layer pattern, and the flat layer pattern is dry-etched to leak the upper surface of the gate.
- the dry etching makes the upper surface of the flat layer It is flush with the upper surface of the grid.
- the dry etching includes deslagging and ashing treatment.
- the step of forming the gate insulating layer includes: depositing a gate insulating layer material on the substrate on which the gate and the planarization layer are formed, and the thickness of the gate insulating layer is to
- the step of forming the active layer includes:
- the material of the active layer includes low temperature polysilicon.
- the step of forming the source and drain layers includes: forming a photoresist layer above the active layer after the first ion implantation has been performed through a patterning process, and the photoresist layer partially covers The active layer allows the active to leak out of the first source contact area and the first drain contact area, and performs a second time on the first source contact area and the first drain contact area of the active layer Ion implantation; and reducing the width of the photoresist pattern by exposure and dry etching to leak out the second source contact area and the second drain contact area of the active layer, and to the second source of the active layer Performing a third ion implantation on the electrode contact area and the second drain contact area; and removing the photoresist layer by etching, on the first source contact area and the first drain contact area of the active layer
- the source and drain layers are formed on corresponding positions.
- the material of the flat layer includes acrylic and transparent resin.
- the present disclosure also provides a display device including the above-mentioned thin film transistor.
- FIG. 1 is a schematic diagram of the structure of a thin film transistor according to some embodiments of the disclosure.
- FIGS. 2 to 4 are process cross-sectional views of a method for manufacturing a thin film transistor according to some embodiments of the disclosure
- FIG. 5 is a flowchart of process steps of a method for manufacturing a thin film transistor according to some embodiments of the disclosure.
- the thin film transistor is a bottom-gate thin film transistor as an example for description.
- the thin film transistors of this embodiment are not limited to bottom-gate thin film transistors, which are not limited here.
- This embodiment provides a thin film transistor including: a substrate 10, a gate electrode 1, a gate insulating layer 3, an active layer 4, and a first source contact area 5 electrically connected to the active layer 4 sequentially disposed on the substrate 10.
- the connected source 9 and the drain 11 electrically connected to the first drain contact region 6 of the active layer 4; in particular, in this embodiment, a flat layer 2 is provided between the substrate 10 and the gate insulating layer 3 , The flat layer 2 and the gate 1 are in the same layer and are in close contact, and the upper surface of the flat layer 2 is flush with the upper surface of the gate 1.
- the planarization layer 2 of this embodiment is in close contact with the gate 1 and the upper surface of the planarization layer 2 is flush with the upper surface of the gate 1, the upper surface of the gate insulating layer 3 disposed above the layer where the gate 1 is located is A plane parallel to the substrate 10, so that the upper and lower surfaces of the active layer 4 formed on the gate insulating layer 3 are relatively flat. In this way, it can be avoided in the prior art that the convex gate 1 is directly formed.
- other film layers of the thin film transistor are sequentially formed, which causes the active layer 4 to undergo bump deformation; further, it also solves the problem that the active layer 4 is caused by the bumps of the thin film transistor. During operation, the migration of carriers in the active layer 4 is hindered, which affects the performance of the thin film transistor.
- the gate 1 is arranged corresponding to the active layer 4, that is, the gate 1 is on the substrate 101.
- the projection at least partially covers the orthographic projection of the active layer 4 on the substrate 10.
- the gate 1 itself is an opaque structure
- the thin film transistor of this embodiment when used to prepare a liquid crystal display, the backlight in the liquid crystal display
- the light emitted by the source cannot be irradiated to the active layer 4 through the gate 1, so as to prevent the light from irradiating to the active layer 4, which causes the photoelectric effect of the active layer 4 and the leakage of electricity; at the same time, this structure No additional masking process is required to form the light shielding layer for shielding the active layer 4, thereby simplifying the manufacturing process of the thin film transistor of this embodiment and reducing the production cost.
- the thickness of the gate insulating layer 3 includes
- the thicker gate insulating layer 3 not only separates the active layer 4 of the thin film transistor from the gate 1, but also ensures that the gate There is a certain distance between the electrode 1 and the source 9 and the drain 11, so as to avoid the signal interference between the source 9, the drain 11 and the gate 1 of the thin film transistor, so as to ensure that the thin film transistor of this embodiment is included.
- the display device has a better display effect.
- the material of the flat layer 2 includes acrylic and transparent resin.
- acrylic and transparent resin materials are a good leveling agent, which can make the flat layer 2 prepared by the leveling process have a flat, smooth and uniform surface. In this way, it is further ensured that the flat layer 2 and the gate 1 form a flat surface.
- the material of the flat layer 2 in this embodiment is not limited to the aforementioned acrylic and transparent resin, and is not limited here.
- the active layer material of the thin film transistor includes low temperature polysilicon, that is, the thin film transistor in this embodiment is a low temperature polysilicon thin film transistor.
- the thin film transistors of this embodiment are not limited to the aforementioned low-temperature polysilicon thin film transistors, and will not be repeated here.
- This embodiment provides a method for preparing a thin film transistor, wherein the thin film transistor in Embodiment 1 can be prepared by the method of this embodiment.
- the preparation method includes the steps of sequentially forming the gate 1, the gate insulating layer 3, the active layer 4, the source 9 and the drain 11 on the substrate 10; the source 9 and the drain 11 are formed correspondingly The first source contact region 5 and the first drain contact region 6 of the active layer 4, in particular, the preparation method of the embodiment further includes the step of forming a flat layer 2 between the substrate 10 and the gate insulating layer 3 Wherein, the formed flat layer 2 and the gate 1 are in the same layer and are in close contact, and the upper surface of the flat layer 2 and the upper surface of the gate 1 are flush.
- the patterning process may include only a photolithography process, or, a photolithography process and an etching step, and may also include printing, inkjet, and other processes for forming predetermined patterns;
- the photolithography process refers to Including film formation, exposure, development and other processes, the use of photoresist, mask, exposure machine and other processes to form patterns.
- the corresponding patterning process can be selected according to the structure formed in the present disclosure.
- the process flow chart of the manufacturing method of the thin film transistor is shown in FIGS. 2 to 4, and the method includes the following steps S1 to S5:
- Step S1 On the substrate 10, the gate electrode 1 is formed by a patterning process.
- the substrate 10 is made of transparent materials such as glass, and has been cleaned in advance.
- PECVD plasma enhanced chemical vapor deposition
- LPCVD low pressure chemical vapor deposition
- APCVD atmospheric pressure Atmospheric Pressure Chemical Vapor Deposition
- ECR-CVD Electron Cyclotron Resonance Chemical Vapor Deposition
- the material of the gate metal film includes metals and metal alloys, such as molybdenum, molybdenum-niobium alloy, aluminum, aluminum neodymium alloy, titanium or copper and other conductive materials.
- Step S2 through the patterning process on the substrate 10 after step S1, a pattern including the flat layer 2 is formed; wherein the flat layer 2 and the gate 1 are in the same layer and are in close contact, and the upper surface of the flat layer 2 and the gate 1 The upper surface is flush.
- a flat layer material is deposited on the substrate 10, and the flat layer material is exposed, developed, and cured to form a flat layer pattern, and the flat layer pattern is dry-etched to The upper surface of the gate 1 leaks out, and the upper surface of the flat layer 2 is flush with the upper surface of the gate 1 by the dry etching.
- the dry etching further includes a deslagging (Descum) ashing process to further ensure the flattening of the upper surface of the planarization layer 2 and the upper surface of the gate 1, and ensure that the upper surface of the gate 1 The surface leaks outside.
- deslagging Descum
- the material of the flat layer 2 includes acrylic or transparent resin.
- the material of the flat layer 2 in this embodiment is not limited to the aforementioned acrylic and transparent resin, and is not limited here.
- Step S3 forming a gate insulating layer 3 on the substrate 10 after step S2.
- the gate insulating layer 3 can be formed by a plasma enhanced chemical vapor deposition method, a low pressure chemical vapor deposition method, an atmospheric pressure chemical vapor deposition method, an electron cyclotron resonance chemical vapor deposition method, or a sputtering method.
- the material of the gate insulating layer 3 includes silicon oxide, silicon nitride or a composite material of the two. Of course, it is not limited to these two materials.
- the thickness of the gate insulating layer 3 includes
- the thicker gate insulating layer 3 not only separates the active layer 4 of the thin film transistor from the gate 1, but also ensures that the gate There is a certain distance between the electrode 1 and the source 9 and the drain 11, so as to avoid the signal interference between the source 9, the drain 11 and the gate 1 of the thin film transistor, so as to ensure that the thin film transistor of this embodiment is included.
- the display device has a better display effect.
- Step S4 on the substrate 10 after the step S3 is completed, a pattern including the active layer 4 is formed through a patterning process.
- the active layer material is deposited on the gate insulating layer, the active layer pattern is formed through a patterning process, and the first ion implantation is performed on the active layer.
- an amorphous silicon film (a-Si) can be formed.
- the deposition methods include plasma enhanced chemical vapor deposition and low pressure chemical vapor deposition.
- the amorphous silicon film is crystallized.
- the crystallization method includes the use of excimer laser crystallization method, metal induced crystallization method or solid phase crystallization method to convert the amorphous silicon film into a polysilicon film (p-Si), Among them, the excimer laser crystallization method and the metal-induced crystallization method are two low-temperature polysilicon methods, which are more commonly used methods for converting amorphous silicon into polysilicon.
- the method of converting amorphous silicon into polysilicon in the present disclosure is not limited to the method using low-temperature polysilicon, as long as the active layer 4 can be converted into a desired polysilicon film.
- a pattern including the active layer 4 is formed. That is, a layer of photoresist is formed on the polysilicon film, the photoresist is exposed and developed, and then the polysilicon film is dry-etched to form a pattern including the active layer 4. After that, the active layer 4 (p-Si) is doped for the first time by ion implantation.
- the ion implantation method includes an ion implantation method with a mass analyzer, an ion cloud implantation method without a mass analyzer, a plasma implantation method or a solid diffusion implantation method. That is, in this embodiment, the low-temperature polysilicon material undergoes multiple steps such as crystallization, doping, and ion implantation to finally form the active layer 4 with good semiconductor properties.
- Step S5 On the substrate 10 after step S4, a pattern including the source electrode 9 and the drain electrode 11 of the thin film transistor is formed by a patterning process.
- a photoresist layer 12 is formed above the active layer 4 after the first ion implantation has been performed, and the photoresist layer 12 partially covers The active layer 4 makes the active layer 4 leak out the first source contact area 5 and the first drain contact area 6.
- the first source contact region 5 and the first drain contact region 6 of the active layer 4 are subjected to a second ion implantation, that is, P-type doping or N-type doping is performed to determine the channel of the thin film transistor TFT Area conductivity type.
- the width of the photoresist layer 12 is further reduced by exposure and dry etching to leak the second source contact area 7 and the second drain contact area 8 of the active layer 4.
- the thin film transistor of the present disclosure adopts a bottom gate structure process, and controls the width of the photoresist (PR) through exposure and dry etching to form the required doped area, which can accurately control the ion implantation amount, and the doping method is simple Easy.
- the second source contact region 7 and the second drain contact region 8 of the active layer 4 are subjected to a third ion implantation, that is, LDD doping is performed.
- LDD is doped with a lower concentration to enhance the active
- the layer 4 is in ohmic contact with the source 9 and the drain 11 to prevent the component from generating hot carrier effects, and to ensure that the active layer 4 forms a good ohmic contact with the source 5 and the drain 6.
- the photoresist layer 12 is removed by etching, and the source electrode 9 and the source electrode 9 and the corresponding position on the first source electrode contact region 5 and the first drain contact region 6 of the active layer 4 are formed.
- Drain 11 the source 9 and the drain 11 may be formed by sputtering, thermal evaporation, plasma enhanced chemical vapor deposition, low pressure chemical vapor deposition, atmospheric pressure chemical vapor deposition, or electron cyclotron resonance chemical vapor deposition.
- a source and drain metal film is formed, and a photoresist is formed on the source and drain metal film, and then a pattern including the source electrode 5 and the drain electrode 6 of the thin film transistor is formed through exposure, development, and etching processes.
- the source and drain metal film materials include metals and metal alloys, such as molybdenum, molybdenum-niobium alloy, aluminum, aluminum neodymium alloy, titanium or copper and other conductive materials.
- step S2 that is, in other embodiments, the flat layer 2 is formed without a patterning process, but a leveling process.
- a pattern including a flat layer 2 is formed on the substrate 10 after step S1 is completed by a leveling process; wherein the flat layer 2 and the gate 1 are in the same layer and are in close contact, and the upper surface of the flat layer 2 and the gate 1 The upper surface of 1 is flush.
- the material of the flat layer 2 includes acrylic or transparent resin.
- acrylic and transparent resin materials are a good leveling agent, which can make the flat layer 2 prepared by the leveling process have a flat, smooth and uniform surface. In this way, it is further ensured that the flat layer 2 and the upper surface of the gate 1 form a flat surface.
- the method of manufacturing the thin film transistor of this embodiment includes the step of forming a flat layer 2, the flat layer 2 and the gate 1 are in the same layer and are in close contact, and the upper surface of the flat layer 2 is flush with the upper surface of the gate 1 Therefore, the upper surface of the gate insulating layer 3 disposed above the layer where the gate 1 is located is a plane parallel to the substrate 10, so that the upper and lower surfaces of the active layer 4 formed on the gate insulating layer 3 are relatively flat.
- the embodiment of the present disclosure also provides a display device including the thin film transistor in the above embodiment. Since the display device of this embodiment includes the above thin film transistor, the display device of this embodiment has a better display effect.
- the display device can be a liquid crystal display device or an electroluminescent display device, such as liquid crystal panels, electronic paper, OLED panels, mobile phones, tablet computers, televisions, monitors, notebook computers, digital photo frames, navigators, etc., which have display functions. Products or parts.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- High Energy & Nuclear Physics (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Health & Medical Sciences (AREA)
- Toxicology (AREA)
- Thin Film Transistor (AREA)
Abstract
Description
Claims (13)
- 一种薄膜晶体管,包括:基底,依次设置在所述基底上的栅极、栅绝缘层、有源层以及源漏极层;所述源漏极层相应的位于所述有源层第一源极接触区和第一漏极接触区上;其中,在所述栅绝缘层和所述基底之间还设置有平坦层,所述平坦层与所述栅极处于同一层且紧密接触,且所述平坦层的上表面与所述栅极的上表面平齐。
- 根据权利要求1所述的薄膜晶体管,其中,所述平坦层的材料包括丙烯酸、透明树脂。
- 根据权利要求1所述的薄膜晶体管,其中,所述有源层的材料包括低温多晶硅。
- 一种薄膜晶体管的制备方法,包括:在基底上依次形成栅极、栅绝缘层、有源层以及源漏极层,所述源漏极层相应的形成于有源层第一源极接触区和第一漏极接触区上;其中,在形成所述栅极之后还形成平坦层,所述平坦层与所述栅极处于同一层且紧密接触,且所述平坦层的上表面和所述栅极的上表面平齐。
- 根据权利要求5所述的薄膜晶体管的制备方法,其中,所述形成栅极和平坦层的步骤,包括:在基底上,通过构图工艺形成栅极图案;在形成有所述栅极的基底上沉积平坦层材料,并对所述平坦层材料进行曝光、显影、固化工艺形成平坦层图案,并对所述平坦层图案进行干法刻蚀以漏出栅极的上表面,通过所述干法刻蚀使得所述平坦层的上表面与所述栅极的上表面平齐。
- 根据权利要求6所述的薄膜晶体管的制备方法,其中,所述干法刻蚀包括除渣灰化处理。
- 根据权利要求6所述的薄膜晶体管的制备方法,其中,所述形成有源层的步骤包括:在栅绝缘层上沉积有源层材料,并通过构图工艺形成有源层图案;以及对所述有源层进行第一次离子注入。
- 根据权利要求9所述的薄膜晶体管的制备方法,其中,所述有源层的材料包括低温多晶硅。
- 根据权利要求9所述的薄膜晶体管的制备方法,其中,所述形成源漏极层的步骤包括:通过构图工艺,对已经进行第一次离子注入之后的有源层的上方形成光刻胶层,所述光刻胶层部分覆盖所述有源层,使得所述有源层漏出第一源极接触区和第一漏极接触区,对所述有源层的第一源极接触区和第一漏极接触区进行第二次离子注入;以及通过曝光和干刻减小所述光刻胶层的宽度,以漏出有源层的第二源极接触区和第二漏极接触区,对所述有源层的第二源极接触区和第二低浓度漏极接触区进行第三次离子注入;以及通过刻蚀去除所述光刻胶层,在所述有源层的第一源极接触区和第一漏极接触区上的相应位置上形成所述源漏极层。
- 根据权利要求5所述的薄膜晶体管的制备方法,其中,所述平坦层的材料包括丙烯酸、透明树脂。
- 一种显示装置,其中,包括权利要求1-4中任一所述的薄膜晶体管。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/054,711 US20210066504A1 (en) | 2019-03-20 | 2020-03-18 | Thin film transistor and manufacturing method thereof and display device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910214175.5A CN109873037A (zh) | 2019-03-20 | 2019-03-20 | 薄膜晶体管及其制备方法、显示装置 |
CN201910214175.5 | 2019-03-20 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2020187237A1 true WO2020187237A1 (zh) | 2020-09-24 |
Family
ID=66920865
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2020/079924 WO2020187237A1 (zh) | 2019-03-20 | 2020-03-18 | 薄膜晶体管及其制备方法和显示装置 |
Country Status (3)
Country | Link |
---|---|
US (1) | US20210066504A1 (zh) |
CN (1) | CN109873037A (zh) |
WO (1) | WO2020187237A1 (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112530810A (zh) * | 2020-11-24 | 2021-03-19 | 北海惠科光电技术有限公司 | 一种开关元件的制备方法、阵列基板的制备方法和显示面板 |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109873037A (zh) * | 2019-03-20 | 2019-06-11 | 京东方科技集团股份有限公司 | 薄膜晶体管及其制备方法、显示装置 |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0823102A (ja) * | 1994-07-08 | 1996-01-23 | Matsushita Electric Ind Co Ltd | 電子部品及びその製造方法 |
CN1489790A (zh) * | 2001-02-19 | 2004-04-14 | �Ҵ���˾ | 薄膜晶体管结构及其制造方法和使用它的显示器件 |
CN101506985A (zh) * | 2006-09-22 | 2009-08-12 | 国产大学法人东北大学 | 半导体装置和半导体装置的制造方法 |
CN101644865A (zh) * | 2008-08-06 | 2010-02-10 | 株式会社日立显示器 | 显示装置 |
US20170309653A1 (en) * | 2015-03-04 | 2017-10-26 | Shenzhen China Star Optoelectronics Technology Co. Ltd. | Tft backplate structure comprising transistors having gate isolation layers of different thicknesses and manufacture method thereof |
CN107863352A (zh) * | 2016-08-31 | 2018-03-30 | 株式会社半导体能源研究所 | 半导体装置 |
CN109873037A (zh) * | 2019-03-20 | 2019-06-11 | 京东方科技集团股份有限公司 | 薄膜晶体管及其制备方法、显示装置 |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100873702B1 (ko) * | 2007-04-05 | 2008-12-12 | 삼성모바일디스플레이주식회사 | 평판 디스플레이용 박막 트랜지스터 및 그 제조방법 |
-
2019
- 2019-03-20 CN CN201910214175.5A patent/CN109873037A/zh active Pending
-
2020
- 2020-03-18 US US17/054,711 patent/US20210066504A1/en not_active Abandoned
- 2020-03-18 WO PCT/CN2020/079924 patent/WO2020187237A1/zh active Application Filing
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0823102A (ja) * | 1994-07-08 | 1996-01-23 | Matsushita Electric Ind Co Ltd | 電子部品及びその製造方法 |
CN1489790A (zh) * | 2001-02-19 | 2004-04-14 | �Ҵ���˾ | 薄膜晶体管结构及其制造方法和使用它的显示器件 |
CN101506985A (zh) * | 2006-09-22 | 2009-08-12 | 国产大学法人东北大学 | 半导体装置和半导体装置的制造方法 |
CN101644865A (zh) * | 2008-08-06 | 2010-02-10 | 株式会社日立显示器 | 显示装置 |
US20170309653A1 (en) * | 2015-03-04 | 2017-10-26 | Shenzhen China Star Optoelectronics Technology Co. Ltd. | Tft backplate structure comprising transistors having gate isolation layers of different thicknesses and manufacture method thereof |
CN107863352A (zh) * | 2016-08-31 | 2018-03-30 | 株式会社半导体能源研究所 | 半导体装置 |
CN109873037A (zh) * | 2019-03-20 | 2019-06-11 | 京东方科技集团股份有限公司 | 薄膜晶体管及其制备方法、显示装置 |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112530810A (zh) * | 2020-11-24 | 2021-03-19 | 北海惠科光电技术有限公司 | 一种开关元件的制备方法、阵列基板的制备方法和显示面板 |
CN112530810B (zh) * | 2020-11-24 | 2023-06-16 | 北海惠科光电技术有限公司 | 一种开关元件的制备方法、阵列基板的制备方法和显示面板 |
Also Published As
Publication number | Publication date |
---|---|
CN109873037A (zh) | 2019-06-11 |
US20210066504A1 (en) | 2021-03-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10312271B2 (en) | Array substrate, manufacturing method thereof and display device | |
WO2016074373A1 (zh) | 薄膜晶体管组件、阵列基板及其制作方法、和显示装置 | |
JP6956008B2 (ja) | 薄膜トランジスタ、表示基板及び表示基板を有する表示パネル、並びにそれらの製造方法 | |
US10818797B2 (en) | Thin film transistor and method of fabricating the same, array substrate and display device | |
WO2016112663A1 (zh) | 制作阵列基板的方法和阵列基板 | |
US20160276376A1 (en) | Array substrate, method for fabricating the same, and display device | |
WO2016173322A1 (zh) | 一种阵列基板及其制作方法、及显示装置 | |
WO2017092142A1 (zh) | 低温多晶硅tft基板的制作方法 | |
CN105702623B (zh) | Tft阵列基板的制作方法 | |
WO2018176784A1 (zh) | 薄膜晶体管及其制作方法、阵列基板、显示装置 | |
WO2018188319A1 (zh) | 低温多晶硅薄膜晶体管及其制造方法、显示基板 | |
WO2017028461A1 (zh) | 薄膜晶体管及阵列基板的制备方法、阵列基板及显示装置 | |
WO2018214732A1 (zh) | 阵列基板及其制备方法、显示装置 | |
WO2016206206A1 (zh) | 薄膜晶体管及其制备方法、阵列基板、显示装置 | |
WO2018126636A1 (zh) | 薄膜晶体管、阵列基板和显示装置的制造方法 | |
TW201622158A (zh) | 薄膜電晶體以及其製作方法 | |
WO2018149218A1 (zh) | 薄膜晶体管及其制备方法、阵列基板及电子设备 | |
WO2020187237A1 (zh) | 薄膜晶体管及其制备方法和显示装置 | |
WO2020062426A1 (zh) | 阵列基板及其制备方法和显示器件 | |
US7176074B1 (en) | Manufacturing method of thin film transistor array substrate | |
WO2017028499A1 (zh) | 低温多晶硅薄膜、薄膜晶体管及各自制备方法、显示装置 | |
US20160329352A1 (en) | Array substrate and fabrication method thereof, and display device | |
US20160284737A1 (en) | Display substrate, its manufacturing method, and display device | |
WO2016011755A1 (zh) | 薄膜晶体管及其制备方法、显示基板和显示设备 | |
US10957606B2 (en) | Manufacturing method of complementary metal oxide semiconductor transistor and manufacturing method of array substrate |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 20773312 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 20773312 Country of ref document: EP Kind code of ref document: A1 |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 20773312 Country of ref document: EP Kind code of ref document: A1 |
|
32PN | Ep: public notification in the ep bulletin as address of the adressee cannot be established |
Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 04/05/2022) |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 20773312 Country of ref document: EP Kind code of ref document: A1 |