WO2015156389A1 - バックグラインドテープ用基材、及びバックグラインドテープ - Google Patents
バックグラインドテープ用基材、及びバックグラインドテープ Download PDFInfo
- Publication number
- WO2015156389A1 WO2015156389A1 PCT/JP2015/061225 JP2015061225W WO2015156389A1 WO 2015156389 A1 WO2015156389 A1 WO 2015156389A1 JP 2015061225 W JP2015061225 W JP 2015061225W WO 2015156389 A1 WO2015156389 A1 WO 2015156389A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- back grind
- wafer
- meth
- acrylate
- buffer layer
- Prior art date
Links
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B7/00—Layered products characterised by the relation between layers; Layered products characterised by the relative orientation of features between layers, or by the relative values of a measurable parameter between layers, i.e. products comprising layers having different physical, chemical or physicochemical properties; Layered products characterised by the interconnection of layers
- B32B7/02—Physical, chemical or physicochemical properties
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L21/6836—Wafer tapes, e.g. grinding or dicing support tapes
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B27/00—Layered products comprising a layer of synthetic resin
- B32B27/30—Layered products comprising a layer of synthetic resin comprising vinyl (co)polymers; comprising acrylic (co)polymers
- B32B27/308—Layered products comprising a layer of synthetic resin comprising vinyl (co)polymers; comprising acrylic (co)polymers comprising acrylic (co)polymers
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B27/00—Layered products comprising a layer of synthetic resin
- B32B27/40—Layered products comprising a layer of synthetic resin comprising polyurethanes
-
- C—CHEMISTRY; METALLURGY
- C09—DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
- C09J—ADHESIVES; NON-MECHANICAL ASPECTS OF ADHESIVE PROCESSES IN GENERAL; ADHESIVE PROCESSES NOT PROVIDED FOR ELSEWHERE; USE OF MATERIALS AS ADHESIVES
- C09J7/00—Adhesives in the form of films or foils
- C09J7/20—Adhesives in the form of films or foils characterised by their carriers
- C09J7/29—Laminated material
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B2270/00—Resin or rubber layer containing a blend of at least two different polymers
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B2307/00—Properties of the layers or laminate
- B32B2307/50—Properties of the layers or laminate having particular mechanical properties
- B32B2307/54—Yield strength; Tensile strength
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B2457/00—Electrical equipment
- B32B2457/14—Semiconductor wafers
-
- C—CHEMISTRY; METALLURGY
- C09—DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
- C09J—ADHESIVES; NON-MECHANICAL ASPECTS OF ADHESIVE PROCESSES IN GENERAL; ADHESIVE PROCESSES NOT PROVIDED FOR ELSEWHERE; USE OF MATERIALS AS ADHESIVES
- C09J2203/00—Applications of adhesives in processes or use of adhesives in the form of films or foils
- C09J2203/326—Applications of adhesives in processes or use of adhesives in the form of films or foils for bonding electronic components such as wafers, chips or semiconductors
-
- C—CHEMISTRY; METALLURGY
- C09—DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
- C09J—ADHESIVES; NON-MECHANICAL ASPECTS OF ADHESIVE PROCESSES IN GENERAL; ADHESIVE PROCESSES NOT PROVIDED FOR ELSEWHERE; USE OF MATERIALS AS ADHESIVES
- C09J2301/00—Additional features of adhesives in the form of films or foils
- C09J2301/30—Additional features of adhesives in the form of films or foils characterized by the chemical, physicochemical or physical properties of the adhesive or the carrier
- C09J2301/312—Additional features of adhesives in the form of films or foils characterized by the chemical, physicochemical or physical properties of the adhesive or the carrier parameters being the characterizing feature
-
- C—CHEMISTRY; METALLURGY
- C09—DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
- C09J—ADHESIVES; NON-MECHANICAL ASPECTS OF ADHESIVE PROCESSES IN GENERAL; ADHESIVE PROCESSES NOT PROVIDED FOR ELSEWHERE; USE OF MATERIALS AS ADHESIVES
- C09J2433/00—Presence of (meth)acrylic polymer
-
- C—CHEMISTRY; METALLURGY
- C09—DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
- C09J—ADHESIVES; NON-MECHANICAL ASPECTS OF ADHESIVE PROCESSES IN GENERAL; ADHESIVE PROCESSES NOT PROVIDED FOR ELSEWHERE; USE OF MATERIALS AS ADHESIVES
- C09J2475/00—Presence of polyurethane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68318—Auxiliary support including means facilitating the separation of a device or wafer from the auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/6834—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used to protect an active side of a device or wafer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68381—Details of chemical or physical process used for separating the auxiliary support from a device or wafer
Definitions
- the present invention relates to a back grind tape and a base material that are attached to the front surface of a wafer in order to protect a circuit when grinding the back surface of a semiconductor wafer. About.
- the back surface side of the wafer is ground to adjust the wafer thickness.
- an adhesive sheet called a back grind tape for protecting the circuit is attached to the wafer surface.
- the back surface of the wafer is ground until reaching the groove, whereby the semiconductor chip is formed by a method called a pre-dicing method in which the wafer is individualized into chips. It may be manufactured (for example, refer to Patent Document 1).
- the tip dicing method makes it possible to obtain an ultrathin semiconductor chip, but the chip tends to be fragile, and when the wafer is individualized into chips, chipping occurs at the four corners of the semiconductor chip. There is also a problem of so-called kerf shift, in which chip alignment is disturbed by minute movement.
- a back grind tape for dicing As a back grind tape for dicing, a rigid substrate, a buffer layer provided on one surface of the rigid substrate, and an adhesive layer provided on the other surface of the rigid substrate are used. What is composed is known.
- the Young's modulus of the rigid base material is set to 1000 MPa or more, and the maximum tan ⁇ value of the buffer layer is set to 0.5 or more, so that the chip alignment after division is improved and individualized.
- produce in the semiconductor chip which were used are reduced (for example, refer patent document 2).
- a wafer with a back grind tape is generally arranged such that the buffer layer side is in contact with the porous table, and then fixed to the porous table by negative pressure and then ground.
- a back grind tape having a highly rigid base material is used as in Patent Document 2
- the semiconductor wafer may flutter during grinding, resulting in minute chipping at the edge and wafer cracking. There is.
- the chipping of the wafer edge that occurs at the time of grinding may not be sufficiently prevented only by increasing the maximum value of tan ⁇ as in Patent Document 2.
- the present invention has been made in view of the above problems, and the problem of the present invention is that even when the back grind tape has a highly rigid base material, minute chipping occurs at the wafer edge portion during wafer grinding. Is to suppress it.
- the present inventors have found that, in the case of using a highly rigid base material for the back grind tape, in order to prevent wafer chipping that occurs during grinding, the tan ⁇ of the buffer layer
- the present invention provides the following (1) to (3).
- Backgrind tape base material provided.
- the urethane-containing cured product is obtained by curing a resin composition containing a urethane acrylate oligomer and an energy beam polymerizable monomer, and the energy beam polymerizable monomer has an aromatic structure (meta
- (meth) acryloyl is used as a term meaning one or both of “acryloyl” and “methacryloyl”.
- (meth) acrylate is used as a term meaning one or both of “acrylate” and “methacrylate”.
- the base material for back grind tape of this invention is equipped with a base film and the buffer layer provided in one surface of this base film.
- the back grind tape of the present invention is formed by laminating an adhesive layer on the surface opposite to the surface on which the back grind tape substrate and the buffer layer of the substrate film are provided. It is.
- the back grind tape of the present invention is applied to the surface of a semiconductor wafer through an adhesive layer, and protects a circuit or the like provided on the surface of the semiconductor wafer when the back surface of the semiconductor wafer is ground.
- the back grind tape substrate of the present invention and each member of the back grind tape will be described in more detail.
- the base film of the present invention has a Young's modulus of 600 MPa or more.
- the Young's modulus of the base film when the Young's modulus of the base film is less than 600 MPa, the rigidity of the base becomes low, and the support performance of the wafer by the base decreases. Therefore, for example, when the tip dicing method is performed, the wafer is individually divided into chips during grinding. At this time, the position of the chips is displaced, which may cause a problem in chip alignment.
- the Young's modulus of the base film is 600 MPa or more, so that there is an advantage that the warpage of the wafer due to the residual stress in the wafer can be suppressed.
- the Young's modulus of the base film is preferably 600 to 30000 MPa, more preferably 1000 to 10000 MPa.
- the Young's modulus is set to be equal to or less than these upper limit values, the stress acting on the wafer or chip can be reduced when the back grind tape is peeled off.
- the Young's modulus is set to 1000 MPa or more, the support performance of the base film is improved, and when used in the tip dicing method, the displacement of the chip can be further reduced.
- a resin film made of polyethylene terephthalate, polyethylene naphthalate, polybutylene terephthalate, polyamide, polyacetal, polycarbonate, modified polyphenylene oxide, polyphenylene sulfide, polysulfone, wholly aromatic polyester, polyether ketone, polyimide, polypropylene, etc.
- polyester films such as polyethylene terephthalate, polyethylene naphthalate, and polybutylene terephthalate are preferable, and polyethylene terephthalate film is particularly preferable.
- the base film may be non-stretched, uniaxially stretched, or biaxially stretched. Moreover, although the said material etc.
- the base film may be selected suitably and may be made into a single layer structure, the base film may consist of multiple layers.
- the thickness of the base film is, for example, 10 to 150 ⁇ m, preferably 25 to 130 ⁇ m.
- the support performance of a base film can be made more favorable by making thickness into such a range.
- the buffer layer of the present invention is formed from a urethane-containing cured product and has a tan ⁇ peak temperature of 60 ° C. or lower.
- the wafer with the back grind tape is usually fixed to the porous table by negative pressure.
- the buffer layer disposed on the outermost layer of the back grind tape is a layer in contact with the porous table. It becomes. Since the buffer layer of the present invention is formed from a urethane-containing cured product, the rigidity is relatively low and it is easy to follow the porous table, so that the base film of the present invention with high rigidity is more directly fixed than the base film. It can be firmly fixed to the porous table.
- the temperature of the semiconductor wafer gradually increases.
- the tan ⁇ peak temperature of the buffer layer is 60 ° C. or less as in the present invention
- the followability of the buffer layer to the porous table appears relatively early after the start of grinding, and the occurrence of residual stress is suppressed. It is assumed that this is possible, and chipping of the wafer edge is suppressed.
- the followability to the porous table at the time of temperature rise tends to deteriorate, but by providing a buffer layer having a tan ⁇ peak temperature of 60 ° C. or less. The followability can be improved.
- the peak temperature of tan ⁇ is preferably 57 ° C. or less and more preferably 45 ° C. or less in order to improve the followability of the buffer layer to the porous table and reduce chipping of the wafer edge.
- the peak temperature of tan ⁇ is usually 20 ° C. or higher, preferably 30 ° C. or higher.
- the peak value of tan ⁇ is preferably 0.5 or more. When the peak value is 0.5 or more, the shock is easily absorbed by the buffer layer, so that chipping of the wafer edge and chipping generated in an individual chip in the tip dicing method are easily suppressed.
- the peak value of tan ⁇ is more preferably 0.7 or more, and particularly preferably 0.85 or more.
- the peak value of tan ⁇ is not particularly limited, but is usually 1.5 or less, preferably 1.15 or less.
- Tan ⁇ is called loss tangent and is defined by loss elastic modulus / storage elastic modulus. Specifically, it is measured using a dynamic viscoelasticity measuring device by a measuring method described later.
- the thickness of the buffer layer is, for example, 5 to 100 ⁇ m, preferably 15 to 80 ⁇ m.
- the urethane-containing cured product forming the buffer layer of the present invention is obtained by curing a resin composition such as an energy beam curable resin composition or a thermosetting resin composition, and preferably an energy beam curable resin composition.
- a resin composition such as an energy beam curable resin composition or a thermosetting resin composition, and preferably an energy beam curable resin composition.
- the energy ray curable resin composition preferably includes an energy ray polymerizable urethane acrylate oligomer as a main ingredient.
- the urethane acrylate oligomer is a compound having a (meth) acryloyl group and having a urethane bond.
- the terminal isocyanate urethane prepolymer obtained by reacting a polyol compound and a polyvalent isocyanate compound is hydroxylated. It is obtained by reacting a (meth) acrylate having a group.
- the urethane acrylate oligomer of the present invention is preferably a polyether urethane acrylate oligomer or a polyester urethane acrylate oligomer in which the polyol compound is a polyether polyol or a polyester polyol, and more preferably a polyether urethane acrylate oligomer.
- the polyvalent isocyanate compound include 2,4-tolylene diisocyanate, 2,6-tolylene diisocyanate, 1,3-xylylene diisocyanate, 1,4-xylylene diisocyanate, diphenylmethane 4,4 -Diisocyanates and the like.
- Examples of the (meth) acrylate having a hydroxyl group include 2-hydroxyethyl (meth) acrylate, 2-hydroxypropyl (meth) acrylate, and polyethylene glycol (meth) acrylate.
- Such a urethane acrylate oligomer has an energy ray-polymerizable double bond in the molecule and is polymerized and cured by irradiation with energy rays such as ultraviolet rays to form a film.
- the weight average molecular weight of the urethane acrylate oligomer preferably used in the present invention is preferably in the range of 1000 to 50000, more preferably 2000 to 30000.
- the peak temperature of tan ⁇ can be easily set to 60 ° C. or lower, and the elastic modulus and film forming property of the buffer layer can be made appropriate.
- the weight average molecular weight is a standard polystyrene equivalent value measured by gel permeation chromatography (GPC).
- GPC gel permeation chromatography
- the resin composition for forming the buffer layer preferably further contains an energy ray polymerizable monomer.
- the resin composition often contains a urethane acrylate oligomer, but it is often difficult to form a film. However, when the resin composition is diluted with an energy ray polymerizable monomer, the film formability tends to be good.
- the energy ray polymerizable monomer include monomers having an energy ray polymerizable double bond in the molecule and a relatively bulky group.
- Such energy beam polymerizable monomers specifically include isobornyl (meth) acrylate, dicyclopentenyl (meth) acrylate, dicyclopentenyloxy (meth) acrylate, dicyclopentanyl (meth) acrylate, adamantane (meta ) (Meth) acrylates having polycyclic alicyclic structures such as acrylates, bicyclo rings and tricyclo rings; (meth) acrylates having monocyclic alicyclic structures such as cyclohexyl (meth) acrylates; benzyl (meth) (Meth) acrylates having an aromatic structure such as acrylate and phenylhydroxypropyl (meth) acrylate; (meth) acrylates having a heterocyclic structure such as tetrahydrofurfuryl (meth) acrylate and morpholine (meth) acrylate; or N- Bini Pyrrolidone, N- vinyl having a heterocyclic structure such as
- the energy ray polymerizable monomer is preferably used in a proportion of 10 to 500 parts by mass, more preferably 30 to 200 parts by mass, and particularly preferably 50 to 180 parts by mass with respect to 100 parts by mass of the urethane acrylate oligomer.
- the energy ray polymerizable monomers may be used alone or in combination of two or more. For example, it is preferable to blend (meth) acrylate having an aromatic structure into the resin composition.
- the (meth) acrylate which has an aromatic structure may be used as another energy-beam polymerizable monomer used together with (meth) acrylate having an aromatic structure.
- another energy ray polymerizable monomer used together with (meth) acrylate having an aromatic structure (meth) acrylate having an alicyclic structure may be used.
- the (meth) acrylate having an aromatic structure is in a mass ratio with respect to the (meth) acrylate having an alicyclic structure, preferably in a ratio of 0.1 to 2.0, more preferably 0.2. It is blended at a ratio of ⁇ 1.5, particularly preferably 0.3 to 0.8.
- the peak temperature of tan ⁇ can be easily lowered while setting the elastic modulus of the buffer layer to an appropriate value.
- the (meth) acrylate which has an aromatic structure the (meth) acrylate which has aryl groups, such as a phenyl group, and a hydroxyl group illustrated by phenylhydroxypropyl (meth) acrylate etc., for example is used preferably.
- a (meth) acrylate having a polycyclic alicyclic structure is preferable, and suitable examples thereof include isobornyl (meth) acrylate, A dicyclopentanyl (meth) acrylate is mentioned.
- the photopolymerization initiator When forming the urethane containing hardened
- the photopolymerization initiator By blending the photopolymerization initiator, it is possible to reduce the polymerization curing time by light irradiation and the light irradiation amount.
- the photopolymerization initiator include photoinitiators such as benzoin compounds, acetophenone compounds, acylphosphine oxide compounds, titanocene compounds, thioxanthone compounds and peroxide compounds, and photosensitizers such as amines and quinones.
- 1-hydroxycyclohexyl phenyl ketone benzoin, benzoin methyl ether, benzoin ethyl ether, benzoin isopropyl ether, benzyldiphenyl sulfide, tetramethylthiuram monosulfide, azobisisobutyronitrile, dibenzyl, diacetyl, ⁇ -chloranthraquinone And 2-hydroxy-2-methyl-1-phenyl-propan-1-one.
- the amount of the photopolymerization initiator used is preferably 0.05 to 15 parts by weight, more preferably 0.1 to 10 parts by weight, particularly preferably 100 parts by weight in total of the urethane acrylate oligomer and the energy ray polymerizable monomer. Is 0.3 to 7 parts by mass.
- the peak temperature of tan ⁇ of the buffer layer can be appropriately changed depending on the type and molecular weight of the urethane acrylate oligomer and the blending amount and type of the energy ray polymerizable monomer. For example, when the polyether type is selected as the urethane acrylate oligomer, the peak temperature of tan ⁇ is easily lowered as compared with the case where the polyester type is selected. In addition, by increasing the molecular weight of the urethane acrylate oligomer, the crosslink density of the urethane-containing cured product is reduced, and the tan ⁇ peak temperature is easily lowered.
- the peak temperature of tan-delta of a buffer layer low temperature by making the mass ratio of the energy ray polymerizable monomer with respect to a urethane acrylate oligomer high. Further, by reducing the content ratio of (meth) acrylate having an alicyclic structure in the total energy beam polymerizable monomer, the peak temperature of tan ⁇ of the buffer layer can be easily lowered. In the present invention, the value of tan ⁇ can be reduced to 60 ° C. or less by appropriately adjusting the blending amount, type and molecular weight of each component as described above.
- the buffer layer of the present invention can be formed by applying the resin composition to a base film and curing it.
- the resin composition can be cured by irradiating energy rays such as ultraviolet rays.
- the application of the resin composition is not particularly limited, but may be applied by diluting with a known diluent, not diluted with the diluent, or by casting or extrusion.
- the pressure-sensitive adhesive forming the pressure-sensitive adhesive layer is not particularly limited, and various pressure-sensitive adhesives conventionally used for back grind tapes can be used. Specifically, rubber-based, acrylic-based, silicone-based, polyvinyl ether-based and the like adhesives are used. In addition, an energy ray curable adhesive, a heat-foaming adhesive, or a water swelling adhesive can be used, but an energy ray curable adhesive that is cured with energy rays such as ultraviolet rays is preferably used.
- the thickness of the pressure-sensitive adhesive layer 12 is appropriately determined depending on conditions such as the shape of the wafer to be protected, the surface state, and the polishing method, but is preferably 5 to 500 ⁇ m, more preferably 10 to 300 ⁇ m.
- the pressure-sensitive adhesive layer may be protected by a release film by further bonding a release film.
- the release film is not particularly limited, and a sheet such as a film or paper that has been subjected to a release treatment with a release agent can be used.
- the back grind tape according to the present invention is preferably attached to a semiconductor wafer divided into chips by a prior dicing method, and is used, for example, as a means for protecting the wafer surface and temporarily fixing the wafer.
- the tip dicing method is to form a groove shallower than the wafer thickness on the wafer surface on which the semiconductor circuit is formed, and then reduce the thickness of the wafer by grinding the back surface of the semiconductor wafer.
- the back grind tape of the present invention is not limited to the tip dicing method, and can be used by being attached to the wafer surface when grinding the back surface of the wafer.
- First step A step of forming a groove with a predetermined depth on the wafer surface by dicing along the cutting position of the wafer partitioning the plurality of circuits.
- Second step Covering the entire wafer surface on which the circuit is formed.
- Process 4th process The process which grinds the back side of a wafer and divides
- 5th process Picks up each divided
- a pickup sheet is attached to the grinding surface (back surface) of the chip, and the pickup sheet is fixed to the ring frame by adjusting the position and orientation so that the pickup can be performed.
- the adhesive layer is formed of a curable adhesive layer such as an energy beam curable adhesive
- energy beam irradiation is performed before peeling the back grind tape, usually before applying the pickup sheet. It is preferable to cure the pressure-sensitive adhesive layer to reduce the adhesive force.
- the present invention it is possible to suppress the occurrence of minute chips at the wafer edge portion during wafer grinding while increasing the rigidity of the film base material. Moreover, in this invention, since the rigidity of a film base material is high, when it uses for previous dicing, the alignment of the chip
- the evaluation method and the measurement method of each physical property in the present invention are as follows.
- (1) Young's modulus The base film was subjected to a tensile test using a tensile tester, and calculated from the obtained tensile strength and elongation chart.
- the sample film was cut into a width of 15 mm and a length of 150 mm, and set in a tensile tester (Orientec Co., Ltd., Tensilon) so that the length of the stretched portion was 100 mm.
- a tensile tester Orientec Co., Ltd., Tensilon
- the Young's modulus was calculated from the slope of the obtained measured value at the origin.
- tan ⁇ Measurement was performed with a dynamic viscoelasticity device at a tensile stress of 11 Hz. Specifically, a laminate for measuring a thickness of 200 ⁇ m by laminating the buffer layers of Examples and Comparative Examples was cut into a size of 5 ⁇ 15 mm to obtain a measurement sample. The sample was heated to an initial temperature of ⁇ 10 ° C. and 150 ° C. at a temperature increase rate of 3 ° C./min, and the frequency was measured using a dynamic elastic modulus measurement apparatus [TA Instruments, model name “DMA Q800”].
- Tan ⁇ was measured at 11 Hz, and the temperature at which tan ⁇ showed a maximum value was read.
- Weight average molecular weight The weight average molecular weight Mw in terms of standard polystyrene was measured by gel permeation chromatography (GPC). The urethane acrylate oligomer was measured under the following conditions.
- Measuring device “HLC-8220GPC” manufactured by Tosoh Corporation Column: “TSKGel G1000H”, “TSKGel G2000H” manufactured by Tosoh Corporation Developing solvent: Tetrahydrofuran feeding speed: 0.35 mL / min, column temperature: 40 ° C., detector: differential refractometer The acrylic copolymer used for the pressure-sensitive adhesive layer was measured under the following conditions. It was.
- Measuring device “HLC-8120GPC” manufactured by Tosoh Corporation Column: “TSK guard column H XL -H”, “TSK Gel GMH XL ” (2), “TSK Gel G2000 H XL ” manufactured by Tosoh Corporation Developing solvent: Tetrahydrofuran feed rate: 1.0 mL / min Column temperature: 40 ° C.
- Detector Differential refractometer (4) Edge chipping evaluation Using a DFD 6361 manufactured by DISCO Corporation, the semiconductor wafer (8 inches) is pre-diced. went. Specifically, grooves were formed from the circuit surface side so that the size of the chip finally obtained on the wafer surface was 1 mm ⁇ 1 mm.
- RAD-3510F / 12 manufactured by Lintec Corporation
- a back grind tape from which the release film has been peeled is applied to the grooved wafer surface, and the wafer back surface is up to 30 ⁇ m thick with a grinder (DGP 8760 manufactured by DISCO Corporation). Grinded (dry polished). Thereafter, the edge portion of the ground wafer was observed with a digital microscope, and the number of edge defects was counted. Only those having a size of 10 ⁇ m or more were counted as chips. The case where the number of edge defects was 50 or less was evaluated as A, and the case where the number of edge defects was larger than 50 was evaluated as B.
- Example 1 [Preparation of Back Grinding Tape Substrate] Polyester urethane acrylate oligomer (weight average molecular weight: 10,000) 40 parts by mass, phenylhydroxypropyl acrylate 20 parts by mass, isobornyl acrylate 40 parts by mass, and photopolymerization initiator (BASF, Irgacure 1173) 0.5 A buffer layer resin composition comprising a mixture of parts by mass was prepared.
- This buffer layer resin composition was applied to a base film (thickness 50 ⁇ m, Young's modulus 2500 MPa) made of polyethylene terephthalate so that the thickness after curing was 50 ⁇ m, and then irradiated with ultraviolet rays (230 mW / cm 2 , 500 mJ). / Cm 2 ) to obtain a substrate for back grind tape in which a buffer layer made of a urethane-containing cured product was formed on one surface of the substrate film.
- a pressure-sensitive adhesive composition containing 0.5 part by weight of a diisocyanate adduct and diluted with toluene to a concentration of 30% by weight was prepared.
- this pressure-sensitive adhesive composition was applied on a release film (SP-PET 381031 manufactured by Lintec Corporation) so that the thickness after drying was 20 ⁇ m, and dried at 100 ° C. for 1 minute to form a pressure-sensitive adhesive layer.
- the pressure-sensitive adhesive layer was bonded to the base film side of the base material for back grind tape to obtain a back grind tape with a release film.
- Example 2 As a resin composition for a buffer layer, 55 parts by mass of a polyether-based urethane acrylate oligomer (weight average molecular weight: 5,500), 45 parts by mass of dicyclopentanyl acrylate, and a photopolymerization initiator (BASF, Irgacure 2959) 5 It implemented like Example 1 except having used the mixture of the mass part.
- Comparative Example 1 As the resin composition for the buffer layer, 50 parts by mass of polycarbonate urethane acrylate (weight average molecular weight: 4,100), 50 parts by mass of dicyclopentanyl acrylate, and 1 part by mass of a photopolymerization initiator (BASF, Irgacure TPO) This was carried out in the same manner as in Example 1 except that this mixture was used.
- polycarbonate urethane acrylate weight average molecular weight: 4,100
- dicyclopentanyl acrylate 50 parts by mass of dicyclopentanyl acrylate
- 1 part by mass of a photopolymerization initiator BASF, Irgacure TPO
- Comparative Example 2 The same operation as in Example 1 was performed except that the buffer layer was not provided.
- Table 1 shows the tan ⁇ peak temperature, the measurement result of the peak value, and the test result of the edge defect evaluation of each example and comparative example.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Organic Chemistry (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
- Adhesive Tapes (AREA)
Abstract
Description
また、近年、ウエハ表面側からダイシングにより溝入れが行われた後、溝に到達するまでウエハ裏面側が研削され、それにより、ウエハがチップに個別化される先ダイシング法と呼ばれる方法により半導体チップが製造されることがある(例えば、特許文献1参照)。先ダイシング法では、極薄の半導体チップを得ることが可能になるが、チップが脆弱となりやすく、ウエハがチップに個別化される際、半導体チップの四隅等に欠けが発生し、また、チップが微小移動してチップの整列性が乱れる、いわゆるカーフシフトの問題もある。
しかしながら、特許文献2のように、剛性の高い基材を有するバックグラインドテープを使用すると、半導体ウエハは、研削時にばたつき等が生じて、そのエッジに微小な欠けが生じ、ウエハ割れが発生することがある。この研削時に発生するウエハエッジの欠けは、特許文献2のようにtanδの最大値を大きくしただけでは十分に防ぐことができないことがある。
すなわち、本発明は、以下の(1)~(3)を提供するものである。
(1)ヤング率が600MPa以上の基材フィルムと、該基材フィルムの一方の面に設けられ、ウレタン含有硬化物から形成されるとともに、tanδのピーク温度が60℃以下である緩衝層とを備えるバックグラインドテープ用基材。
(2)前記ウレタン含有硬化物が、ウレタンアクリレートオリゴマーと、エネルギー線重合性モノマーとを含有する樹脂組成物を硬化させたものであり、前記エネルギー線重合性モノマーが、芳香族構造を有する(メタ)アクリレートを含む上記(1)に記載のバックグラインドテープ用基材。
(3)上記(1)又は(2)に記載されるバックグラインドテープ用基材と、前記基材フィルムの緩衝層が設けられた一方の面とは反対側の面に設けられる粘着剤層とを備えるバックグラインドテープ。
なお、本明細書において、「(メタ)アクリロイル」は、「アクリロイル」又は「メタクリロイル」の一方もしくは双方を意味する用語として使用する。また、「(メタ)アクリレート」は、「アクリレート」又は「メタクリレート」の一方もしくは双方を意味する用語として使用する。
また、本発明のバックグラインドテープは、前記バックグラインドテープ用基材と、前記基材フィルムの緩衝層が設けられた一方の面とは反対側の面に、粘着剤層が積層されてなるものである。本発明のバックグラインドテープは、粘着剤層を介して半導体ウエハの表面に貼付され、半導体ウエハの裏面が研削される際に、半導体ウエハの表面に設けられた回路等を保護するものである。
以下、本発明のバックグラインドテープ用基材及びバックグラインドテープの各部材についてより詳細に説明する。
本発明の基材フィルムは、ヤング率が600MPa以上となるものである。本発明では、基材フィルムのヤング率が600MPa未満となると基材の剛性が低くなり、基材によるウエハの支持性能が低下する。したがって、例えば先ダイシング法を行う際には研削時にウエハがチップに個別化されるが、その際、チップの位置ずれが起こり、チップの整列性に問題が生じることがある。また、先ダイシング法を行わない場合にも、基材フィルムのヤング率が600MPa以上であることで、ウエハ中の残留応力に起因したウエハの反りを抑制することができるという利点がある。
基材フィルムのヤング率は、好ましくは600~30000MPa、より好ましくは1000~10000MPaである。ヤング率をこれら上限値以下とすることで、バックグラインドテープを剥離する際、ウエハやチップに作用される応力を少なくすることができる。また、ヤング率を1000MPa以上とすることで、基材フィルムの支持性能が向上し、先ダイシング法に使用した場合には、チップの位置ずれをより低減させることができる。
基材フィルムの厚さは、例えば10~150μm、好ましくは25~130μmである。本発明では、厚さをこのような範囲とすることで基材フィルムの支持性能をより良好にすることができる。
本発明の緩衝層は、ウレタン含有硬化物から形成されるとともに、tanδのピーク温度が60℃以下となるものである。
バックグラインドテープが貼付されたウエハは、後述するように、通常、負圧によりポーラステーブルに固定されるが、その際、バックグラインドテープの最外層に配置される緩衝層は、ポーラステーブルに接する層となる。本発明の緩衝層は、ウレタン含有硬化物から形成されることで、比較的剛性が低くなりポーラステーブルに追従しやすいため、剛性が高い本発明の基材フィルムが直接固定されるよりも、より強固にポーラステーブルに固定可能である。
また、本発明のバックグラインドテープを介して、ポーラステーブルに固定された半導体ウエハに対し研削を開始すると、徐々に半導体ウエハは昇温する。ここで、本発明のように緩衝層のtanδのピーク温度が60℃以下であると、研削開始後、比較的早期に緩衝層のポーラステーブルへの追従性が発現し、残留応力の発生を抑制できると推察され、ウエハエッジの欠けが抑制される。特に、本発明のように剛性の高い支持フィルムを用いた場合、昇温時のポーラステーブルへの追従性が悪くなる傾向にあるが、tanδのピーク温度が60℃以下の緩衝層を設けることで、追従性を良好にすることができる。
また、本発明では、上記tanδのピーク値は0.5以上であることが好ましい。ピーク値が0.5以上となることで、緩衝層によって衝撃を吸収しやすくなるので、ウエハエッジの欠けや、先ダイシング法において個別化されたチップに生じる欠けが抑制されやすくなる。また、ウエハエッジの欠け等をより抑制できる観点からは、上記tanδのピーク値は0.7以上がより好ましく、0.85以上が特に好ましい。
また、tanδのピーク値は、特に限定されないが、通常1.5以下、好ましくは1.15以下である。
なお、tanδとは、損失正接とよばれ、損失弾性率/貯蔵弾性率で定義される。具体的には、後述する測定方法により動的粘弾性測定装置を用いて測定されるものである。
また、緩衝層の厚さは、例えば5~100μm、好ましくは15~80μmである。
本発明のウレタンアクリレートオリゴマーは、上記ポリオール化合物がポリエーテルポリール又はポリエステルポリオールであるポリエーテル系ウレタンアクリレートオリゴマー又はポリエステル系ウレタンアクリレートオリゴマーが好ましく、ポリエーテル系ウレタンアクリレートオリゴマーがより好ましい。
上記の多価イソシアナート化合物としては、2,4-トリレンジイソシアナート、2,6-トリレンジイソシアナート、1,3-キシリレンジイソシアナート、1,4-キシリレンジイソシアナート、ジフェニルメタン4,4-ジイソシアナートなどが挙げられる。また、ヒドロキシル基を有する(メタ)アクリレートとしては、2-ヒドロキシエチル(メタ)アクリレート、2-ヒドロキシプロピル(メタ)アクリレート、ポリエチレングリコール(メタ)アクリレートなどが挙げられる。
このようなウレタンアクリレートオリゴマーは、分子内にエネルギー線重合性の二重結合を有し、紫外線等のエネルギー線照射により重合硬化し、被膜を形成する。
なお、本明細書において重量平均分子量とは、ゲルパーミエーションクロマトグラフィー(GPC)法により測定した標準ポリスチレン換算値である。
上記のウレタンアクリレートオリゴマーは一種単独で、または二種以上を組み合わせて用いることができる。
そのようなエネルギー線重合性モノマーは、具体的には、イソボルニル(メタ)アクリレート、ジシクロペンテニル(メタ)アクリレート、ジシクロペンテニルオキシ(メタ)アクリレート、ジシクロペンタニル(メタ)アクリレート、アダマンタン(メタ)アクリレートなど、ビシクロ環、トリシクロ環等の多環の脂環式構造を有する(メタ)アクリレート;シクロヘキシル(メタ)アクリレートなどの単環の脂環式構造を有する(メタ)アクリレート;ベンジル(メタ)アクリレート、フェニルヒドロキシプロピル(メタ)アクリレートなどの芳香族構造を有する(メタ)アクリレート;テトラヒドロフルフリル(メタ)アクリレート、モルホリン(メタ)アクリレートなどの複素環式構造を有する(メタ)アクリレート;又はN-ビニルピロリドン、N-ビニルカプロラクタム等の複素環式構造を有する(メタ)アクリレート以外のビニルモノマーなどが挙げられるが、これらの中では、各種(メタ)アクリレートが好ましい。また、エネルギー線重合性モノマーは、上記に限定されず、例えば、多官能(メタ)アクリレート等を使用してもよい。
上記エネルギー線重合性モノマーは1種単独で、又は2種以上を組み合わせて使用してもよい。例えば、上記樹脂組成物には、芳香族構造を有する(メタ)アクリレートを配合することが好ましい。また、芳香族構造を有する(メタ)アクリレートと他のエネルギー線重合性モノマーを併用してもよい。例えば、芳香族構造を有する(メタ)アクリレートと共に用いる他のエネルギー線重合性モノマーとしては、脂環式構造を有する(メタ)アクリレートを用いるとよい。その場合、芳香族構造を有する(メタ)アクリレートは、脂環式構造を有する(メタ)アクリレートに対して質量比で、好ましくは0.1~2.0の割合で、より好ましくは0.2~1.5、特に好ましくは0.3~0.8の割合で配合される。
このように、芳香族構造を有する(メタ)アクリレートを使用すると、緩衝層の弾性率を適切な値にしつつ、tanδのピーク温度を低温にしやすくなる。
なお、芳香族構造を有する(メタ)アクリレートとしては、例えばフェニルヒドロキシプロピル(メタ)アクリレート等で例示される、フェニル基等のアリール基と水酸基とを有する(メタ)アクリレートが好ましく使用される。
また、エネルギー線重合性モノマーを、多環の脂環式構造を有する(メタ)アクリレートのみから構成してもよい。
光重合開始剤としては、ベンゾイン化合物、アセトフェノン化合物、アシルフォスフィンオキサイド化合物、チタノセン化合物、チオキサントン化合物、パーオキサイド化合物等の光開始剤、アミンやキノン等の光増感剤などが挙げられ、具体的には、1-ヒドロキシシクロヘキシルフェニルケトン、ベンゾイン、ベンゾインメチルエーテル、ベンゾインエチルエーテル、ベンゾインイソプロピルエーテル、ベンジルジフェニルサルファイド、テトラメチルチウラムモノサルファイド、アゾビスイソブチロニトリル、ジベンジル、ジアセチル、β-クロールアンスラキノン、2-ヒドロキシ-2-メチル-1-フェニル-プロパン-1-オンなどが例示できる。
光重合開始剤の使用量は、ウレタンアクリレートオリゴマーとエネルギー線重合性モノマーの合計100質量部に対して、好ましくは0.05~15質量部、さらに好ましくは0.1~10質量部、特に好ましくは0.3~7質量部である。
例えば、ウレタンアクリレートオリゴマーとして、ポリエーテル系を選択すると、ポリエステル系を選択する場合に比べて、tanδのピーク温度を低温にしやすくなる。また、ウレタンアクリレートオリゴマーの分子量を大きくすることで、ウレタン含有硬化物の架橋密度を小さくして、tanδのピーク温度を低温にしやすくなる。
また、ウレタンアクリレートオリゴマーに対するエネルギー線重合性モノマーの質量割合を高くすることで、緩衝層のtanδのピーク温度を低温にしやすくなる。また、全エネルギー線重合性モノマーにおける、脂環式構造を有する(メタ)アクリレートの含有割合を少なくすることで、緩衝層のtanδのピーク温度を低温にしやすくなる。
本発明では、このように各成分の配合量、種類、分子量を適宜調整することによりtanδの値を60℃以下にすることができる。
粘着剤層を形成する粘着剤は、特に限定されず、従来、バックグラインドテープに用いられてきた種々の粘着剤を使用できる。具体的には、ゴム系、アクリル系、シリコーン系、ポリビニルエーテル系等の粘着剤が用いられる。また、エネルギー線硬化型や加熱発泡型、水膨潤型の粘着剤も用いることができるが、紫外線等のエネルギー線で硬化するエネルギー線硬化型粘着剤が好ましく用いられる。
粘着剤層12の厚さは、保護するウエハの形状、表面状態および研磨方法等の条件により適宜決められるが、好ましくは5~500μmであり、より好ましくは10~300μmである。
なお、粘着剤層は、さらに剥離フィルムが貼り合わされて剥離フィルムにより保護されていてもよい。剥離フィルムは、特に限定されず、フィルムや紙等のシートに、剥離剤で剥離処理したものを使用することができる。
本発明に係るバックグラインドテープは、好ましくは先ダイシング法によりチップに分割される半導体ウエハに貼付され、例えばウエハ表面の保護およびウエハの一時的な固定手段として用いられる。なお、先ダイシング法とは、半導体回路が形成されたウエハ表面に、ウエハ厚よりも浅い溝を形成し、その後、該半導体ウエハの裏面を研削することでウエハの厚さを薄くし、それにより、ウエハを個々のチップに分割する半導体チップの製造方法である。ただし、本発明のバックグラインドテープは、先ダイシング法に限らず、ウエハ裏面を研削する際に、ウエハ表面に貼付して使用することができるものである。
第1工程:複数の回路を区画するウエハの切断位置に沿って、ダイシング加工により所定の深さの溝をウエハ表面に形成する工程
第2工程:回路が形成されるウエハ表面全体を覆うように、本発明のバックグラインドテープをウエハ表面に粘着剤層を介して接着する工程
第3工程:ポーラステーブルに緩衝層側が接するようにして、バックグラインドテープが接着されたウエハをポーラステーブル上に配置する工程
第4工程:ポーラステーブル上に配置したウエハを負圧によって固定した状態で、ウエハの裏面側を研削して、個々のチップに分割する工程
第5工程:分割された個々のチップをピックアップする工程
(1)ヤング率
基材フィルムについて、引張試験器を用いて引張試験を行い、得られた引張強度と伸びのチャートから算出した。サンプルフィルムを幅15mm×長さ150mmに切り取り、延伸される部分の長さが100mmとなるように引張試験器(株式会社オリエンテック社製、テンシロン)にセットした。この際、基材フィルムの流れ方向と引張りの方向が一致するようにした。その後、試験スピード200mm/分、チャートスピード1000mm/分で測定を行なった。得られた測定値の原点における傾きからヤング率を算出した。
(2)tanδ
動的粘弾性装置により11Hzの引張応力で測定した。具体的には、実施例及び比較例の緩衝層を積層して厚さ200μmとした積層体を、5×15mmのサイズに裁断して測定用サンプルを得た。このサンプルについて、初期温度を-10℃、昇温速度3℃/minで150℃まで昇温させ、動的弾性率測定装置[TAインスツルメント社製、機種名「DMA Q800」]により、周波数11Hzにてtanδを測定し、tanδが最大値を示す温度を読み取った。
(3)重量平均分子量
ゲルパーミエーションクロマトグラフィー(GPC)法により、標準ポリスチレン換算の重量平均分子量Mwを測定した。
ウレタンアクリレートオリゴマーについては、以下の条件で測定を行った。
測定装置:東ソー株式会社製、「HLC-8220GPC」
カラム:東ソー株式会社製、「TSKGel G1000H」、「TSKGel G2000H」
展開溶媒:テトラヒドロフラン
送液速度:0.35mL/分、カラム温度:40℃、検出器:示差屈折率計
また、粘着剤層に用いたアクリル系共重合体については、以下の条件で測定を行った。
測定装置:東ソー株式会社製、「HLC-8120GPC」
カラム:東ソー株式会社製、「TSK guard column HXL-H」、「TSK Gel GMHXL」(2本)、「TSK Gel G2000 HXL」
展開溶媒:テトラヒドロフラン
送液速度:1.0mL/分 カラム温度:40℃ 検出器:示差屈折率計
(4)エッジ欠け評価
株式会社ディスコ製DFD6361を用いて、半導体ウエハ(8インチ)に先ダイシングを行った。具体的には、ウエハ表面に最終的に得られるチップのサイズが1mm×1mmとなるように、回路面側から溝を形成した。リンテック株式会社製RAD-3510F/12を用いて、剥離フィルムを剥がしたバックグラインドテープを溝を形成したウエハ表面に貼付し、そのウエハ裏面をグラインダー(株式会社ディスコ製DGP8760)にて厚さ30μmまで研削(ドライポリッシュ)した。その後、研削したウエハのエッジ部分をデジタル顕微鏡で観察し、エッジ欠け数をカウントした。なお、10μm以上の大きさのもののみを欠けとしてカウントした。エッジ欠け数が50個以下の場合をA、エッジ欠け数が50個よりも多い場合をBと評価した。
[バックグラインドテープ用基材の作製]
ポリエステル系ウレタンアクリレートオリゴマー(重量平均分子量:10,000)40質量部、フェニルヒドロキシプロピルアクリレート20質量部、イソボルニルアクリレート40質量部、及び光重合開始剤(BASF社製、イルガキュア1173)0.5質量部の混合物からなる緩衝層用樹脂組成物を作製した。この緩衝層用樹脂組成物を、ポリエチレンテレフタレートからなる基材フィルム(厚さ50μm、ヤング率2500MPa)に、硬化後の厚さが50μmになるように塗布し、紫外線照射(230mW/cm2、500mJ/cm2)により硬化させ、基材フィルムの一方の面にウレタン含有硬化物からなる緩衝層を形成したバックグラインドテープ用基材を得た。
まず、モノマーとしてブチルアクリレート52質量%、メチルメタクリレート20質量%、2-ヒドロキシルエチルアクリレート28質量%を含むアクリル系共重合体(重量平均分子量:500,000)に、2-メタクリロイルオキシエチルイソシアナート(MOI)(アクリル系共重合体の官能基であるヒドロキシル基100当量に対して80当量)を反応させて得たエネルギー線硬化型アクリル共重合体100質量部と、架橋剤としてのトリメチロールプロパントリレンジイソシアネート付加物0.5質量部とを含有し、かつトルエンで濃度30質量%に希釈されてなる粘着剤組成物を作製した。次に、この粘着剤組成物を剥離フィルム(リンテック株式会社製、SP-PET381031)上に乾燥後の厚さが20μmとなるように塗布し、100℃で1分間乾燥し、粘着剤層を形成した後に、その粘着剤層をバックグラインドテープ用基材の基材フィルム側に貼合し、剥離フィルム付きのバックグラインドテープを得た。
緩衝層用樹脂組成物として、ポリエーテル系ウレタンアクリレートオリゴマー(重量平均分子量:5,500)55質量部、ジシクロペンタニルアクリレート45質量部、及び光重合開始剤(BASF社製、イルガキュア2959)5質量部の混合物を用いた以外は、実施例1と同様に実施した。
緩衝層用樹脂組成物として、ポリカーボネート系ウレタンアクリレート(重量平均分子量:4,100)50質量部、ジシクロペンタニルアクリレート50質量部、及び光重合開始剤(BASF社製、イルガキュアTPO)1質量部の混合物を用いた以外は、実施例1と同様に実施した。
緩衝層を設けなかった点を除いて実施例1と同様に実施した。
Claims (3)
- ヤング率が600MPa以上の基材フィルムと、該基材フィルムの一方の面に設けられ、ウレタン含有硬化物から形成されるとともに、tanδのピーク温度が60℃以下である緩衝層とを備えるバックグラインドテープ用基材。
- 前記ウレタン含有硬化物が、ウレタンアクリレートオリゴマーと、エネルギー線重合性モノマーとを含有する樹脂組成物を硬化させたものであり、前記エネルギー線重合性モノマーが、芳香族構造を有する(メタ)アクリレートを含む請求項1に記載のバックグラインドテープ用基材。
- 請求項1又は2に記載されるバックグラインドテープ用基材と、前記基材フィルムの緩衝層が設けられた一方の面とは反対側の面に設けられる粘着剤層とを備えるバックグラインドテープ。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/302,419 US10388556B2 (en) | 2014-04-11 | 2015-04-10 | Base for back grind tapes, and back grind tape |
CN201580018730.7A CN106165068B (zh) | 2014-04-11 | 2015-04-10 | 背磨胶带用基材及背磨胶带 |
JP2016512790A JP6573282B2 (ja) | 2014-04-11 | 2015-04-10 | バックグラインドテープ用基材、及びバックグラインドテープ |
KR1020167027727A KR102335290B1 (ko) | 2014-04-11 | 2015-04-10 | 백그라인드 테이프용 기재 및 백그라인드 테이프 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2014-082213 | 2014-04-11 | ||
JP2014082213 | 2014-04-11 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2015156389A1 true WO2015156389A1 (ja) | 2015-10-15 |
Family
ID=54287960
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2015/061225 WO2015156389A1 (ja) | 2014-04-11 | 2015-04-10 | バックグラインドテープ用基材、及びバックグラインドテープ |
Country Status (6)
Country | Link |
---|---|
US (1) | US10388556B2 (ja) |
JP (1) | JP6573282B2 (ja) |
KR (1) | KR102335290B1 (ja) |
CN (1) | CN106165068B (ja) |
TW (1) | TWI671379B (ja) |
WO (1) | WO2015156389A1 (ja) |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2017150675A1 (ja) * | 2016-03-03 | 2017-09-08 | リンテック株式会社 | 半導体加工用粘着テープ、及び半導体装置の製造方法 |
WO2017150676A1 (ja) * | 2016-03-03 | 2017-09-08 | リンテック株式会社 | 半導体加工用粘着テープ、及び半導体装置の製造方法 |
JP2018535127A (ja) * | 2016-03-11 | 2018-11-29 | エントロテック インコーポレイテッドEntrotech, Inc. | 保護シート、物品および方法 |
KR20190059908A (ko) | 2016-10-03 | 2019-05-31 | 린텍 가부시키가이샤 | 반도체 가공용 점착 테이프 및 반도체 장치의 제조 방법 |
WO2019181732A1 (ja) * | 2018-03-20 | 2019-09-26 | リンテック株式会社 | 粘着テープおよび半導体装置の製造方法 |
WO2019181731A1 (ja) * | 2018-03-20 | 2019-09-26 | リンテック株式会社 | 粘着テープおよび半導体装置の製造方法 |
KR20210122088A (ko) | 2020-03-30 | 2021-10-08 | 린텍 가부시키가이샤 | 반도체 가공용 보호 시트 및 반도체 장치의 제조 방법 |
KR20210122087A (ko) | 2020-03-30 | 2021-10-08 | 린텍 가부시키가이샤 | 반도체 가공용 보호 시트 및 반도체 장치의 제조 방법 |
WO2023281860A1 (ja) * | 2021-07-06 | 2023-01-12 | リンテック株式会社 | 半導体加工用保護シートおよび半導体装置の製造方法 |
WO2023281861A1 (ja) * | 2021-07-06 | 2023-01-12 | リンテック株式会社 | 半導体加工用保護シートおよび半導体装置の製造方法 |
WO2023281858A1 (ja) * | 2021-07-06 | 2023-01-12 | リンテック株式会社 | 半導体加工用保護シートおよび半導体装置の製造方法 |
WO2023281859A1 (ja) * | 2021-07-06 | 2023-01-12 | リンテック株式会社 | 半導体加工用保護シートおよび半導体装置の製造方法 |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102228537B1 (ko) | 2018-03-23 | 2021-03-15 | 주식회사 엘지화학 | 백 그라인딩 테이프 |
KR102239210B1 (ko) * | 2018-06-04 | 2021-04-09 | 주식회사 엘지화학 | 백 그라인딩 테이프 |
WO2020003920A1 (ja) * | 2018-06-26 | 2020-01-02 | リンテック株式会社 | 半導体加工用粘着テープおよび半導体装置の製造方法 |
CN113290957A (zh) * | 2021-05-19 | 2021-08-24 | 业成科技(成都)有限公司 | 连接带微结构及其制造方法 |
CN114227530B (zh) * | 2021-12-10 | 2022-05-10 | 湖北鼎汇微电子材料有限公司 | 一种抛光垫及半导体器件的制造方法 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003092273A (ja) * | 2001-09-19 | 2003-03-28 | Mitsubishi Plastics Ind Ltd | 半導体ウエハ用ダイシングフィルム |
JP2003147300A (ja) * | 2001-11-12 | 2003-05-21 | Lintec Corp | ウエハ裏面研削時の表面保護シートおよび半導体チップの製造方法 |
JP2005343997A (ja) * | 2004-06-02 | 2005-12-15 | Lintec Corp | 半導体加工用粘着シートおよび半導体チップの製造方法 |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0685055A (ja) | 1992-09-04 | 1994-03-25 | Toshiba Corp | 半導体素子の製造方法 |
CN1137028C (zh) * | 1998-11-20 | 2004-02-04 | 琳得科株式会社 | 压敏粘合片及其使用方法 |
WO2005090505A1 (ja) | 2004-03-19 | 2005-09-29 | Mitsui Chemicals, Inc. | 粘着材、粘着フィルム及びその使用方法 |
JP4611706B2 (ja) * | 2004-09-13 | 2011-01-12 | 積水化学工業株式会社 | 粘着テープ |
KR101176811B1 (ko) | 2008-09-11 | 2012-08-24 | 제이에스알 가부시끼가이샤 | 표면 보호 필름 |
JP5252131B2 (ja) * | 2011-03-18 | 2013-07-31 | 新日鐵住金株式会社 | 鋼管の焼入方法 |
JP5762781B2 (ja) * | 2011-03-22 | 2015-08-12 | リンテック株式会社 | 基材フィルムおよび該基材フィルムを備えた粘着シート |
-
2015
- 2015-04-10 US US15/302,419 patent/US10388556B2/en active Active
- 2015-04-10 TW TW104111632A patent/TWI671379B/zh active
- 2015-04-10 CN CN201580018730.7A patent/CN106165068B/zh active Active
- 2015-04-10 KR KR1020167027727A patent/KR102335290B1/ko active IP Right Grant
- 2015-04-10 WO PCT/JP2015/061225 patent/WO2015156389A1/ja active Application Filing
- 2015-04-10 JP JP2016512790A patent/JP6573282B2/ja active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003092273A (ja) * | 2001-09-19 | 2003-03-28 | Mitsubishi Plastics Ind Ltd | 半導体ウエハ用ダイシングフィルム |
JP2003147300A (ja) * | 2001-11-12 | 2003-05-21 | Lintec Corp | ウエハ裏面研削時の表面保護シートおよび半導体チップの製造方法 |
JP2005343997A (ja) * | 2004-06-02 | 2005-12-15 | Lintec Corp | 半導体加工用粘着シートおよび半導体チップの製造方法 |
Cited By (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP7149487B2 (ja) | 2016-03-03 | 2022-10-07 | リンテック株式会社 | 半導体加工用粘着テープ、及び半導体装置の製造方法 |
WO2017150676A1 (ja) * | 2016-03-03 | 2017-09-08 | リンテック株式会社 | 半導体加工用粘着テープ、及び半導体装置の製造方法 |
US10879104B2 (en) | 2016-03-03 | 2020-12-29 | Lintec Corporation | Adhesive tape for semiconductor processing and method for producing semiconductor device |
JP7207778B2 (ja) | 2016-03-03 | 2023-01-18 | リンテック株式会社 | 半導体加工用粘着テープ、及び半導体装置の製造方法 |
JPWO2017150676A1 (ja) * | 2016-03-03 | 2018-12-27 | リンテック株式会社 | 半導体加工用粘着テープ、及び半導体装置の製造方法 |
WO2017150675A1 (ja) * | 2016-03-03 | 2017-09-08 | リンテック株式会社 | 半導体加工用粘着テープ、及び半導体装置の製造方法 |
JP2022009012A (ja) * | 2016-03-03 | 2022-01-14 | リンテック株式会社 | 半導体加工用粘着テープ、及び半導体装置の製造方法 |
JPWO2017150675A1 (ja) * | 2016-03-03 | 2018-07-12 | リンテック株式会社 | 半導体加工用粘着テープ、及び半導体装置の製造方法 |
US10460973B2 (en) | 2016-03-03 | 2019-10-29 | Lintec Corporation | Adhesive tape for semiconductor processing and method for producing semiconductor device |
JP2018535127A (ja) * | 2016-03-11 | 2018-11-29 | エントロテック インコーポレイテッドEntrotech, Inc. | 保護シート、物品および方法 |
US10854495B2 (en) | 2016-10-03 | 2020-12-01 | Lintec Corporation | Adhesive tape for semiconductor processing, and semiconductor device manufacturing method |
US11183416B2 (en) | 2016-10-03 | 2021-11-23 | Lintec Corporation | Adhesive tape for semiconductor processing, and semiconductor device manufacturing method |
KR20190059907A (ko) | 2016-10-03 | 2019-05-31 | 린텍 가부시키가이샤 | 반도체 가공용 점착 테이프 및 반도체 장치의 제조 방법 |
US11322385B2 (en) | 2016-10-03 | 2022-05-03 | Lintec Corporation | Adhesive tape for semiconductor processing, and semiconductor device manufacturing method |
KR20190059908A (ko) | 2016-10-03 | 2019-05-31 | 린텍 가부시키가이샤 | 반도체 가공용 점착 테이프 및 반도체 장치의 제조 방법 |
WO2019181731A1 (ja) * | 2018-03-20 | 2019-09-26 | リンテック株式会社 | 粘着テープおよび半導体装置の製造方法 |
CN111868192A (zh) * | 2018-03-20 | 2020-10-30 | 琳得科株式会社 | 粘着胶带及半导体装置的制造方法 |
WO2019181732A1 (ja) * | 2018-03-20 | 2019-09-26 | リンテック株式会社 | 粘着テープおよび半導体装置の製造方法 |
KR20210122087A (ko) | 2020-03-30 | 2021-10-08 | 린텍 가부시키가이샤 | 반도체 가공용 보호 시트 및 반도체 장치의 제조 방법 |
KR20210122088A (ko) | 2020-03-30 | 2021-10-08 | 린텍 가부시키가이샤 | 반도체 가공용 보호 시트 및 반도체 장치의 제조 방법 |
KR20240031948A (ko) | 2021-07-06 | 2024-03-08 | 린텍 가부시키가이샤 | 반도체 가공용 보호 시트 및 반도체 장치의 제조 방법 |
WO2023281861A1 (ja) * | 2021-07-06 | 2023-01-12 | リンテック株式会社 | 半導体加工用保護シートおよび半導体装置の製造方法 |
WO2023281859A1 (ja) * | 2021-07-06 | 2023-01-12 | リンテック株式会社 | 半導体加工用保護シートおよび半導体装置の製造方法 |
WO2023281860A1 (ja) * | 2021-07-06 | 2023-01-12 | リンテック株式会社 | 半導体加工用保護シートおよび半導体装置の製造方法 |
KR20240031949A (ko) | 2021-07-06 | 2024-03-08 | 린텍 가부시키가이샤 | 반도체 가공용 보호 시트 및 반도체 장치의 제조 방법 |
KR20240031951A (ko) | 2021-07-06 | 2024-03-08 | 린텍 가부시키가이샤 | 반도체 가공용 보호 시트 및 반도체 장치의 제조 방법 |
WO2023281858A1 (ja) * | 2021-07-06 | 2023-01-12 | リンテック株式会社 | 半導体加工用保護シートおよび半導体装置の製造方法 |
Also Published As
Publication number | Publication date |
---|---|
TW201602299A (zh) | 2016-01-16 |
KR102335290B1 (ko) | 2021-12-03 |
CN106165068A (zh) | 2016-11-23 |
JPWO2015156389A1 (ja) | 2017-04-13 |
CN106165068B (zh) | 2019-09-27 |
JP6573282B2 (ja) | 2019-09-11 |
TWI671379B (zh) | 2019-09-11 |
KR20160144370A (ko) | 2016-12-16 |
US10388556B2 (en) | 2019-08-20 |
US20170025303A1 (en) | 2017-01-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6573282B2 (ja) | バックグラインドテープ用基材、及びバックグラインドテープ | |
JP7207778B2 (ja) | 半導体加工用粘着テープ、及び半導体装置の製造方法 | |
JP4574234B2 (ja) | 半導体加工用粘着シートおよび半導体チップの製造方法 | |
JP5302951B2 (ja) | 粘着シート | |
JP5950869B2 (ja) | 半導体ウエハ表面保護用粘着テープ | |
KR101414480B1 (ko) | 접착 시트 | |
WO2011078193A1 (ja) | 半導体ウエハ表面保護用粘着テープ | |
US20110136322A1 (en) | Adhesive Sheet for a Stealth Dicing and a Production Method of a Semiconductor Wafer Device | |
KR20190059908A (ko) | 반도체 가공용 점착 테이프 및 반도체 장치의 제조 방법 | |
TWI634190B (zh) | 半導體晶片半切割後的背面研削加工用紫外線硬化型黏合片 | |
JP7326248B2 (ja) | 粘着テープおよび半導体装置の製造方法 | |
WO2017150675A1 (ja) | 半導体加工用粘着テープ、及び半導体装置の製造方法 | |
TW202020096A (zh) | 半導體加工用黏著帶及半導體裝置的製造方法 | |
WO2012128312A1 (ja) | 基材フィルムおよび該基材フィルムを備えた粘着シート | |
CN112400216A (zh) | 半导体加工用粘着胶带及半导体装置的制造方法 | |
JPWO2015046341A1 (ja) | 粘着シート | |
JP2012209429A (ja) | 半導体ウエハ加工用粘着テープ及び半導体ウエハの加工方法 | |
WO2019181733A1 (ja) | 粘着テープおよび半導体装置の製造方法 | |
JP5367996B2 (ja) | 粘着シートの基材フィルムおよび粘着シート | |
KR102642081B1 (ko) | 점착 테이프 및 반도체 장치의 제조 방법 | |
JP2023148645A (ja) | ワーク加工用保護シートおよびワーク個片化物の製造方法 | |
WO2019181401A1 (ja) | 粘着テープおよび半導体装置の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 15776212 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 2016512790 Country of ref document: JP Kind code of ref document: A |
|
ENP | Entry into the national phase |
Ref document number: 20167027727 Country of ref document: KR Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 15302419 Country of ref document: US |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 15776212 Country of ref document: EP Kind code of ref document: A1 |