WO2013143321A1 - Substrat de réseau et son procédé de fabrication et dispositif d'affichage - Google Patents

Substrat de réseau et son procédé de fabrication et dispositif d'affichage Download PDF

Info

Publication number
WO2013143321A1
WO2013143321A1 PCT/CN2012/086403 CN2012086403W WO2013143321A1 WO 2013143321 A1 WO2013143321 A1 WO 2013143321A1 CN 2012086403 W CN2012086403 W CN 2012086403W WO 2013143321 A1 WO2013143321 A1 WO 2013143321A1
Authority
WO
WIPO (PCT)
Prior art keywords
black matrix
photoresist
layer
array substrate
substrate
Prior art date
Application number
PCT/CN2012/086403
Other languages
English (en)
Chinese (zh)
Inventor
徐传祥
薛建设
孙雯雯
Original Assignee
京东方科技集团股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 京东方科技集团股份有限公司 filed Critical 京东方科技集团股份有限公司
Publication of WO2013143321A1 publication Critical patent/WO2013143321A1/fr

Links

Classifications

    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/136209—Light shielding layers, e.g. black matrix, incorporated in the active matrix substrate, e.g. structurally associated with the switching element
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F2201/00—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00
    • G02F2201/40—Arrangements for improving the aperture ratio

Definitions

  • the present disclosure relates to the field of display technologies, and in particular, to an array substrate, a method of manufacturing the same, and a display device. Background technique
  • the aperture ratio of a liquid crystal panel is an important product index.
  • the data lines, scanning lines, and thin film transistors in the liquid crystal panel are usually blocked by a black matrix disposed in the color filter layer, and the black matrix region is not transparent.
  • the aperture ratio of the liquid crystal panel refers to the ratio between the area of the portion through which the light passes and the area of the entire liquid crystal panel. The higher the aperture ratio, the more efficient the light passes.
  • the high aperture ratio of the liquid crystal panel is important for improving the clarity, brightness, and energy saving of the liquid crystal panel.
  • a conventional liquid crystal panel generally includes an array substrate, a color filter substrate, and a liquid crystal layer, and the liquid crystal layer is mounted between the array substrate and the color filter substrate.
  • the color filter substrate comprises a transparent substrate, a black matrix, a color film layer and a common electrode
  • the array substrate comprises a substrate, a scan line, a data line, a thin film transistor and a pixel electrode.
  • the black matrix of the color film substrate and the thin film transistor, the scanning line, and the data line of the array substrate are difficult to accurately correspond, or when the liquid crystal panel is used, the impact of the external force is also It may cause the black matrix of the color filter substrate to deviate from the thin film transistor, the scan line, and the data line of the array substrate, which may cause light leakage.
  • defects in light leakage at the position of the thin film transistor, the scanning line, and the data line on the array substrate can be avoided by increasing the area of the black matrix.
  • increasing the area of the black matrix causes the aperture ratio of the liquid crystal panel to decrease, and the display luminance of the liquid crystal panel is low.
  • the display panel such as the OLED display panel or the electronic paper display panel also includes the array substrate of the similar structure described above.
  • the display panels need to be provided with a black matrix on another substrate disposed opposite to the array substrate, there is also a problem caused by the black matrix mismatch described above. Summary of the invention
  • An embodiment of the present disclosure provides an array substrate including a substrate, and a thin film transistor, a scan line, a data line, and a pixel electrode formed on the substrate, wherein a gate and a source of the thin film transistor are respectively The scan line is connected to the data line, and the drain of the thin film transistor is connected to the pixel electrode.
  • the array substrate further includes: a black matrix, the black matrix and the thin film transistor, the scan line and the data line Corresponding settings.
  • the black matrix and the pixel electrode are staggered and arranged in a complementary manner.
  • the black matrix is formed over the thin film transistor, the scan line or the data line.
  • the black matrix is formed under the thin film transistor, the scan line or the data line.
  • the array substrate further includes a common electrode, wherein the common electrode is located above or below the pixel electrode, and the upper portion of the common electrode and the pixel electrode is in a slit shape.
  • This is an ADS type array substrate.
  • a black matrix can be disposed on the passivation layer.
  • the black matrix is disposed between the passivation layer and the substrate.
  • the present disclosure also provides a display device including the above array substrate.
  • the present disclosure also provides a method for fabricating an array substrate, comprising: preparing a thin film transistor, a scan line, a data line, and a pixel electrode on a substrate, wherein the manufacturing method further includes:
  • a black matrix is prepared over the substrate, and the black matrix is disposed corresponding to the scan line, the data line, and the thin film transistor.
  • preparing the black matrix above the substrate comprises:
  • Step 1 Depositing a black matrix layer and a photoresist layer on a substrate on which a gate electrode, a gate insulating layer, an active layer, a source/drain electrode, and a data line are formed; wherein, the black matrix layer and the photoresist layer a photoresist material having the same photo-sensing property;
  • Step 2 patterning the substrate of the step 1 by using a gray tone mask or a halftone mask to obtain via holes, and then ashing to remove the photoresist and the black matrix layer on the pixel electrode region while being on the substrate Retaining a predetermined thickness of the photoresist layer in the remaining positions; and
  • Step 3 Deposit a transparent conductive layer on the substrate on which the step 2 is completed, and peel off the remaining photoresist layer and the transparent conductive layer thereon by a lift off process to form a pattern of the pixel electrode and expose the black matrix.
  • the step 2 includes:
  • Step 21 using the gray tone mask or the halftone mask to face the black matrix layer and the photoresist layer Exposure and development processes are performed to form a photoresist semi-reserved area, a photoresist complete removal area, and a photoresist completely reserved area, wherein the photoresist semi-reserved area corresponds to the pixel electrode area, and the photoresist complete removal area corresponds to the via hole. a region, a photoresist completely reserved region corresponding to the black matrix layer region, the photoresist in the photoresist semi-reserved region is completely removed and the black matrix layer is retained, and the photoresist completely removes the photoresist and the black matrix in the region Completely removed;
  • Step 22 etching a passivation layer of the complete removal region of the photoresist to form a pattern of via holes; and step 23, performing ashing treatment on the substrate of the completion step 22, and controlling the ashing processing time to remove the pixel electrode region
  • the black matrix layer simultaneously retains a predetermined thickness of the photoresist layer at the remaining positions of the substrate.
  • the black matrix layer and the photoresist layer are each formed of a negative photoresist material.
  • the method of manufacturing the array substrate further includes:
  • a common electrode is formed on the substrate on which the step 3 is completed, and the common electrode has a slit shape.
  • the array substrate and the display device provided by the present disclosure avoid the blackness disposed on the color filter substrate in the conventional display device by disposing the black matrix on the array substrate and correspondingly setting the black matrix with the thin film transistor, the scan line and the data line.
  • the deviation between the matrix and the thin film transistor, the data line and the scanning line on the array substrate solves the light leakage phenomenon caused by the above deviation, and also reduces the area of the black matrix, and increases the aperture ratio of the display panel such as the liquid crystal panel. , Improve the brightness of display panels such as LCD panels.
  • the manufacturing method of the array substrate provided by the present disclosure can be prepared by using a mask process of three times, and the black matrix array substrate is disposed, and the black matrix is matched with the thin film transistor, the scan line and the data line, which not only avoids the setting in the conventional display device.
  • Light leakage caused by deviation between the black matrix on the color filter substrate and the thin film transistor, the data line and the scanning line on the array substrate which is advantageous for reducing the area of the black matrix, increasing the aperture ratio of the display panel such as the liquid crystal panel, and improving
  • the brightness of the display panel such as the liquid crystal panel also reduces the manufacturing process steps, improves the utilization rate of the exposure machine that restricts the production efficiency, and reduces the production cost.
  • FIG. 1 is a top plan view of an embodiment of an array substrate of the present disclosure
  • Figure 2 is a cross-sectional view taken along line A-A of Figure 1;
  • FIG. 3 is a schematic structural view of an embodiment of a liquid crystal panel of the present disclosure.
  • FIG. 4 is a flow chart of an embodiment of a method of fabricating an array substrate of the present disclosure
  • 5 to 11 are schematic views showing the structure of the device obtained at each stage of a manufacturing method of the array substrate of the present disclosure. detailed description
  • An embodiment of the present disclosure provides an array substrate, including a substrate, and a thin film transistor, a scan line, a data line, and a pixel electrode formed on the substrate.
  • the gate and the source of the thin film transistor are respectively connected to the scan line and the data line, and the thin film transistor is connected.
  • the drain is connected to the pixel electrode.
  • the array substrate further includes: a black matrix disposed corresponding to the thin film transistor, the scan line, and the data line.
  • the corresponding settings mainly refer to the black matrix covering the thin film transistor, the scan line and the data line.
  • FIG. 1 is a plan view of an embodiment of an array substrate according to the present disclosure
  • FIG. 2 is a cross-sectional view taken along line AA of FIG.
  • the array substrate in this embodiment includes a substrate 101, a pixel electrode 110, a scan line 111 and a data line 112, and a thin film transistor including a gate electrode 102, a gate insulating layer 103, and an active layer.
  • 104a source 105 and drain 106.
  • a gate electrode 102, a gate insulating layer 103, an active layer 104a, a source electrode 105, a drain electrode 106, a pixel electrode 110, a scan line 111, and a data line 112 are prepared on the substrate 101; wherein the gate insulating layer 103 covers On the gate electrode 102, the active layer 104a is disposed on the gate insulating layer 103, and the ohmic contact layer 104b may be selectively formed between the active layer 104a and the source 105/drain 106 such that the active layer 104a passes the ohmic Contact layer 104b Connected to the source 105 and the drain 106, respectively, the pixel electrode 110 is connected to the drain 106 through the via 109.
  • the source 105 and the drain 106 may be covered with a protective passivation layer 107, the gate 102 is connected to the scan line 111, and the source 105 is connected to the data line 112.
  • a passivation layer 107 above the source 105 and the drain 106 is further covered with a black matrix 108, which is disposed corresponding to the thin film transistor, the scan line 111 and the data line 112. Considering the need to connect the pixel electrodes, the via region of the thin film transistor does not cover the black matrix.
  • the black matrix 108 and the pixel electrode 110 in this embodiment are disposed on the top layer of the array substrate, and the black matrix 108 is located on the adjacent sides of the pixel electrode 110.
  • the projection of the black matrix 108 on the substrate 101 will completely cover the projection of the thin film transistor, the scan line 111 and the data line 112 on the substrate 101, and the black matrix 108 is disposed complementary to the pixel electrode 110, that is, the black matrix 108 and the pixel electrode.
  • the projection patterns on the plane of the substrate 101 are complementary or approximately complementary so that the black matrix 108 can block light leakage in an area other than the pixel electrode 110 without interfering with light transmission of the pixel electrode 110.
  • the light When the light is incident perpendicular to the substrate 101, the light will exit from the transparent pixel electrode 110, and the light passing through the thin film transistor, the scanning line 111 and the data line 112 will be blocked by the black matrix 108, thereby ensuring that the light is emitted only from the pixel electrode 110. .
  • the I region corresponds to the pixel electrode 110 of the array substrate
  • the II region corresponds to the via 109 in the passivation layer 107
  • the III region corresponds to the black matrix 108 of the array substrate.
  • the black matrix 108 may be disposed at any position on the substrate 101, that is, the black matrix 108 may be located above the thin film transistor, the scan line or the data line, or may be located in the thin film transistor, the scan Below the line or data line, it is only necessary to ensure that the projection of the black matrix 108 on the substrate 101 will completely cover the projection of the thin film transistor, the scan line 111 and the data line 112 on the substrate 101, avoiding the black matrix 108 and the thin film transistor, the scan line 111 and data line 112 are deviated.
  • the via region of the thin film transistor may not cover the black matrix; since the drain metal formed at the bottom of the via hole also has a light blocking effect, the shading effect at the via hole is not affected.
  • the black matrix arrangement of the present disclosure may also be implemented in an electric field of a mode such as ADS, that is, the array substrate may further include a common electrode, wherein the common electrode is located above or below the pixel electrode, The upper side of the common electrode and the pixel electrode is in the shape of a slit.
  • Embodiments of the present disclosure also provide a display device using the above array substrate.
  • the display device may be: a liquid crystal panel, an electronic paper, an OLED panel, a liquid crystal television, a liquid crystal display, and a number Any product or component with a display function such as a photo frame, mobile phone, or tablet.
  • the following is an example of a liquid crystal panel.
  • the liquid crystal panel of the present embodiment includes an array substrate 10, a color filter substrate 20, and a liquid crystal layer 30, wherein the array substrate 10 uses any of the above array substrates, the black matrix 108 of the array substrate 10, and a thin film transistor, The scan line 111 and the data line 112 are correspondingly arranged.
  • the array substrate 10 is configured with the structure shown in FIGS. 1 and 2. Since the black matrix layer for preventing light leakage is already disposed on the array substrate 10, black is not required in the color filter substrate 30 in this embodiment. matrix.
  • the black matrix is disposed on the array substrate, and the black matrix is disposed corresponding to the thin film transistor, the scan line and the data line, thereby avoiding the black matrix and the array substrate disposed on the color filter substrate in the conventional display device.
  • the deviation between the thin film transistor, the data line and the scanning line solves the light leakage phenomenon caused by the above deviation, and also helps to reduce the area of the black matrix, increase the aperture ratio of the liquid crystal panel, and improve the brightness of the liquid crystal panel.
  • the display device provided by the embodiment of the present disclosure, because the black matrix on the array substrate is disposed corresponding to the thin film transistor, the scan line and the data line, avoiding the black matrix being disposed on the color filter substrate in the conventional display device, due to the color film substrate and the array The alignment of the substrate is inaccurate, causing the black matrix to deviate from the thin film transistor, the scan line and the data line on the array substrate, preventing light leakage caused by the above deviation, and also reducing the area of the black matrix, increasing the liquid crystal panel, etc.
  • the aperture ratio of the display panel increases the brightness of the display panel such as the liquid crystal panel.
  • the present disclosure also provides a method of fabricating an array substrate.
  • the method includes preparing a thin film transistor, a scan line, a data line, a pixel electrode, and a passivation layer on a substrate.
  • the method further includes preparing a black matrix on the array substrate, the black matrix is disposed corresponding to the thin film transistor, the scan line and the data line, and the black matrix may be located on the top layer of the array substrate or at any position between the substrate and the passivation layer. Just make sure that the projection of the black matrix on the substrate completely covers the projection of the thin film transistor, scan lines and data lines on the substrate.
  • FIG. 4 is a flow chart of an embodiment of a method for fabricating an array substrate of the present disclosure
  • FIGS. 5 to 11 are schematic structural views of devices obtained at various stages of a method for fabricating an array substrate of the present disclosure.
  • the manufacturing method of the array substrate of this embodiment specifically includes the following steps. Step 401: Prepare a gate on the substrate.
  • a metal layer and a photoresist layer are deposited on the substrate 101, and then the gate electrode 102, the scan line 111 and the common electrode are obtained through a mask process (in the figure).
  • the mask process includes a photolithography process of exposing and developing the photoresist to form a photoresist pattern of the gate electrode 102, the scan line and the common electrode in the photoresist layer, and then using the photoresist The pattern is used as an etch layer to etch the metal layer to obtain the gate 102, the scan lines, and the common electrode, and then proceeds to step 402.
  • Step 402 preparing a gate insulating layer, an active layer, a source electrode, and a drain electrode on the substrate on which the above steps are completed.
  • a gate insulating layer 103, a semiconductor material layer, a metal layer and a photoresist layer are sequentially deposited on the device for performing the above step 401, and then the photoresist layer is performed.
  • the electrode 106 and the data line 112, wherein the semiconductor material layer can be deposited from a semiconductor material such as a-Si, p-Si, IGZO (In-Ga-Zn-O).
  • a semiconductor material such as a-Si, p-Si, IGZO (In-Ga-Zn-O).
  • ion implantation may be performed on the semiconductor material layer after the deposition of the semiconductor material layer to obtain the ohmic contact layer 104b.
  • Step 403 preparing a passivation layer, a black matrix, and a pixel electrode on the substrate on which the above steps are completed.
  • a passivation layer 107, a black matrix 108, and a photoresist layer 119 are sequentially deposited on the device for performing the above steps, wherein the black matrix layer 108 and the photoresist layer 119 have the same Photosensitive material of the photoresist material; preferably, the black matrix 108 and the photoresist layer 119 are both negative photoresist materials, and the unexposed negative photoresist can be removed by the developer.
  • the photoresist layer is covered with a gray mask or a halftone mask.
  • the I region on the substrate 101 corresponds to a half-exposure region of the gray tone mask or the halftone mask
  • the II region corresponds to the unexposed region of the gray tone mask or the halftone mask
  • the III region corresponds to the gray
  • the photoresist layer 119 on the 1 region is removed but the black matrix layer of the region is removed.
  • 108 is retained, the photoresist layer 119 and the black matrix layer 108 on the II region are completely removed, and the photoresist layer 119 and the black matrix 108 on the III region are retained, thereby obtaining a photoresist layer pattern and black.
  • Matrix layer pattern is
  • the passivation layer 107 is etched using the photoresist layer pattern and the black matrix layer pattern obtained in Fig. 8 as a mask layer to obtain a pattern of via holes 109.
  • the photoresist 119 and the black matrix 108 on the substrate in FIG. 9 are subjected to ashing processing to control the time of the ashing process, and the black matrix 108 on the I region is completely removed, and the III region is simultaneously The photoresist layer 119 is partially removed so that a certain thickness of the photoresist layer 119 remains on the III region.
  • a layer of transparent conductive material 120 is deposited on the device shown in Fig. 10 to prepare a pixel electrode.
  • the transparent conductive material layer 120 may be, for example, indium tin oxide (ITO) or the like. Since the thickness of the black matrix 108 and the photoresist layer 119 on the III region is large, the top of the photoresist layer 119 on the III region is longer from the bottom of the via 109, so a transparent conductive material having a smaller thickness is deposited.
  • the transparent conductive material layer 120 is broken at the sidewall of the via hole 109 near the III region, resulting in the transparent conductive material layer on the I region and the transparent conductive material layer on the III region being independent of each other;
  • the lift off process strips the photoresist layer 119 by stripping off the photoresist layer 119 and the transparent conductive material layer 120 over the photoresist layer 119, and the stripping solution is
  • the black matrix 108 has no peeling effect.
  • the transparent conductive material layer on the photoresist layer 119 on the III region is stripped by the stripping solution, since the transparent conductive material layers on the I region and the III region are independent of each other, the transparent conductive material layer on the photoresist layer 119 on the III region.
  • the method further includes: forming a common electrode on the substrate on which the above steps are completed, the common electrode being slit-shaped.
  • the step of forming the common electrode of the ADS may further include the step of forming an insulating layer, which is no different from the prior art.
  • the step of forming the common electrode can also be arranged between certain steps of the above various steps according to the actual design to form different types of ADS structures.
  • the black matrix may be disposed at any position between the substrate and the passivation layer, as long as the dielectric constant of the black matrix is ensured to meet the electrical requirements of the array substrate, and details are not described herein.
  • a black matrix array substrate can be prepared by three mask processes.
  • the ADS mode needs to increase the masking process accordingly.
  • the black matrix is set corresponding to the thin film transistor, the scanning line and the data line, which not only avoids the black matrix and the array substrate disposed on the color film substrate in the conventional display device.
  • the leakage phenomenon caused by the deviation between the thin film transistor, the data line and the scanning line is beneficial to reducing the area of the black matrix, increasing the aperture ratio of the liquid crystal panel, improving the brightness of the display panel such as the liquid crystal panel, and reducing the preparation.
  • the process steps increase the utilization rate of the exposure machine that restricts the production efficiency and reduce the production cost.

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Liquid Crystal (AREA)
  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Mathematical Physics (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • General Physics & Mathematics (AREA)
  • Optics & Photonics (AREA)
  • Thin Film Transistor (AREA)

Abstract

Un substrat de réseau et un procédé de fabrication de celui-ci, et un dispositif d'affichage. Le substrat de réseau comprend un substrat (101), un transistor à film mince, une ligne de balayage (111), une ligne de données (112) et une électrode de pixel 110) qui sont formées sur le substrat (101). Une grille (102) et une source (105) dans le transistor à film mince sont respectivement connectées à la ligne de balayage (111) et à la ligne de données (112) ; et un drain (106) du transistor à film mince est connecté à l'électrode de pixel 110). Le substrat de réseau comprend en outre une matrice noire (108). La matrice noire (108) est disposée de façon correspondante avec le transistor à film mince, la ligne de balayage (111) et la ligne de données (112). La matrice noire (108) est agencée sur le substrat de réseau et est disposée de façon correspondante avec le transistor à film mince, la ligne de données (112) et de la ligne de balayage (111), de sorte que la déviation se produisant entre la matrice noire (108) et le transistor à film mince du substrat de réseau, la ligne de données (112) et de la ligne de balayage (111) est évitée, et le phénomène de fuite légère provoqué par la déviation est résolu. Par ailleurs, la réduction de la zone de la matrice noire est facilitée, la vitesse d'ouverture d'un panneau d'affichage est augmentée, et la luminosité du panneau d'affichage est améliorée.
PCT/CN2012/086403 2012-03-31 2012-12-12 Substrat de réseau et son procédé de fabrication et dispositif d'affichage WO2013143321A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201210094046.5 2012-03-31
CN201210094046.5A CN102629608B (zh) 2012-03-31 2012-03-31 一种阵列基板及其制造方法和显示装置

Publications (1)

Publication Number Publication Date
WO2013143321A1 true WO2013143321A1 (fr) 2013-10-03

Family

ID=46587831

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2012/086403 WO2013143321A1 (fr) 2012-03-31 2012-12-12 Substrat de réseau et son procédé de fabrication et dispositif d'affichage

Country Status (2)

Country Link
CN (1) CN102629608B (fr)
WO (1) WO2013143321A1 (fr)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102629608B (zh) * 2012-03-31 2014-12-17 京东方科技集团股份有限公司 一种阵列基板及其制造方法和显示装置
CN102981306B (zh) * 2012-12-07 2016-03-30 京东方科技集团股份有限公司 一种彩色滤光片的制作方法
CN103838044B (zh) * 2014-02-26 2017-08-29 京东方科技集团股份有限公司 基板及其制造方法、显示装置
CN104360529B (zh) * 2014-11-26 2017-05-10 深圳市华星光电技术有限公司 一种tft基板及其制造方法
CN104714347B (zh) * 2015-04-03 2018-09-18 京东方科技集团股份有限公司 一种阵列基板及其制备方法、显示装置
CN105655292B (zh) * 2016-01-05 2019-03-15 深圳市华星光电技术有限公司 液晶显示面板、阵列基板及其制造方法
US10312228B2 (en) * 2017-01-25 2019-06-04 Innolux Corporation Display device
CN214505500U (zh) * 2020-09-15 2021-10-26 信利半导体有限公司 一种显示面板及显示装置

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10305369A (ja) * 1997-05-02 1998-11-17 Nec Corp 液晶表示装置及びその製造方法
CN1936660A (zh) * 2005-09-20 2007-03-28 Lg.菲利浦Lcd株式会社 液晶显示装置及其制造方法
KR20080003075A (ko) * 2006-06-30 2008-01-07 엘지.필립스 엘시디 주식회사 액정표시장치 및 그 제조방법
CN101825815A (zh) * 2009-03-06 2010-09-08 北京京东方光电科技有限公司 Tft-lcd阵列基板及其制造方法
CN102012590A (zh) * 2009-09-04 2011-04-13 京东方科技集团股份有限公司 Ffs型tft-lcd阵列基板及其制造方法
CN102629608A (zh) * 2012-03-31 2012-08-08 京东方科技集团股份有限公司 一种阵列基板及其制造方法和显示装置

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10305369A (ja) * 1997-05-02 1998-11-17 Nec Corp 液晶表示装置及びその製造方法
CN1936660A (zh) * 2005-09-20 2007-03-28 Lg.菲利浦Lcd株式会社 液晶显示装置及其制造方法
KR20080003075A (ko) * 2006-06-30 2008-01-07 엘지.필립스 엘시디 주식회사 액정표시장치 및 그 제조방법
CN101825815A (zh) * 2009-03-06 2010-09-08 北京京东方光电科技有限公司 Tft-lcd阵列基板及其制造方法
CN102012590A (zh) * 2009-09-04 2011-04-13 京东方科技集团股份有限公司 Ffs型tft-lcd阵列基板及其制造方法
CN102629608A (zh) * 2012-03-31 2012-08-08 京东方科技集团股份有限公司 一种阵列基板及其制造方法和显示装置

Also Published As

Publication number Publication date
CN102629608B (zh) 2014-12-17
CN102629608A (zh) 2012-08-08

Similar Documents

Publication Publication Date Title
KR101274628B1 (ko) Ｆｆｓ형 ｔｆｔ－ｌｃｄ 어레이기판의 제조방법
WO2013143321A1 (fr) Substrat de réseau et son procédé de fabrication et dispositif d'affichage
KR101322885B1 (ko) 어레이 기판과 액정 디스플레이
KR101241129B1 (ko) 액정표시장치용 어레이 기판 및 그 제조방법
CN103117248B (zh) 阵列基板及其制作方法、显示装置
KR20110061773A (ko) 액정표시장치용 어레이 기판 및 그 제조방법
JP6293905B2 (ja) Ｔｆｔ−ｌｃｄアレイ基板の製造方法、液晶パネル、液晶表示装置。
KR101467710B1 (ko) Ｔｆｔ 어레이 기판, 그 제조방법 및 디스플레이 장치
WO2018032670A1 (fr) Procédé permettant de fabriquer un substrat de transistor tft
KR20100005454A (ko) 박막 트랜지스터 표시판 및 그 제조 방법
JP4488688B2 (ja) 表示装置用配線基板及びその製造方法
WO2013185454A1 (fr) Substrat de réseau, son procédé de fabrication et dispositif d'affichage
KR101294691B1 (ko) 액정표시장치용 어레이 기판 및 그 제조방법
US9494837B2 (en) Manufacturing method of TFT array substrate, TFT array substrate and display device
KR101268388B1 (ko) 액정표시소자 제조방법
KR20090100046A (ko) 액정표시장치용 어레이 기판의 제조방법
KR101180273B1 (ko) 액정표시장치용 어레이 기판의 제조방법
KR101227408B1 (ko) 액정표시장치용 어레이 기판 및 그 제조방법
KR20090115449A (ko) 박막 트랜지스터 표시판 및 그 제조 방법
KR20070001548A (ko) 액정표시장치용 어레이 기판의 제조방법
CN113488517B (zh) 显示面板的制作方法及光罩
WO2014015622A1 (fr) Substrat de matrice tft, procédé de fabrication et dispositif d'affichage à cristaux liquides
KR20120130066A (ko) 어레이 기판, 그 제조 방법 및 액정 디스플레이
KR20110018577A (ko) 액정표시장치용 어레이 기판 및 그 제조방법
KR101015335B1 (ko) ２마스크를 이용한 액정표시소자 제조방법

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 12872505

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 20.01.2015)

122 Ep: pct application non-entry in european phase

Ref document number: 12872505

Country of ref document: EP

Kind code of ref document: A1