WO2012036017A1 - 誘電体薄膜素子、アンチヒューズ素子及び誘電体薄膜素子の製造方法 - Google Patents
誘電体薄膜素子、アンチヒューズ素子及び誘電体薄膜素子の製造方法 Download PDFInfo
- Publication number
- WO2012036017A1 WO2012036017A1 PCT/JP2011/070219 JP2011070219W WO2012036017A1 WO 2012036017 A1 WO2012036017 A1 WO 2012036017A1 JP 2011070219 W JP2011070219 W JP 2011070219W WO 2012036017 A1 WO2012036017 A1 WO 2012036017A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- layer
- thin film
- surface metal
- wiring
- film element
- Prior art date
Links
- 239000010409 thin film Substances 0.000 title claims abstract description 87
- 238000004519 manufacturing process Methods 0.000 title claims description 17
- 229910052751 metal Inorganic materials 0.000 claims abstract description 115
- 239000002184 metal Substances 0.000 claims abstract description 115
- 238000000034 method Methods 0.000 claims abstract description 42
- 238000007747 plating Methods 0.000 claims abstract description 11
- 239000010410 layer Substances 0.000 claims description 425
- 239000011241 protective layer Substances 0.000 claims description 73
- 239000003990 capacitor Substances 0.000 claims description 19
- 239000000463 material Substances 0.000 claims description 19
- 239000010408 film Substances 0.000 claims description 11
- 229910052804 chromium Inorganic materials 0.000 claims description 6
- 239000000956 alloy Substances 0.000 claims description 3
- 229910045601 alloy Inorganic materials 0.000 claims description 3
- 229910052759 nickel Inorganic materials 0.000 claims description 3
- 239000000758 substrate Substances 0.000 description 20
- 230000000052 comparative effect Effects 0.000 description 16
- 238000000206 photolithography Methods 0.000 description 8
- 229910004298 SiO 2 Inorganic materials 0.000 description 7
- 230000035882 stress Effects 0.000 description 7
- 238000000059 patterning Methods 0.000 description 6
- 239000003822 epoxy resin Substances 0.000 description 5
- 230000003647 oxidation Effects 0.000 description 5
- 238000007254 oxidation reaction Methods 0.000 description 5
- 229920000647 polyepoxide Polymers 0.000 description 5
- 238000004544 sputter deposition Methods 0.000 description 5
- 230000007797 corrosion Effects 0.000 description 4
- 238000005260 corrosion Methods 0.000 description 4
- 238000011161 development Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 229920001721 polyimide Polymers 0.000 description 4
- 238000012360 testing method Methods 0.000 description 4
- 230000015556 catabolic process Effects 0.000 description 3
- 239000003989 dielectric material Substances 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 238000009713 electroplating Methods 0.000 description 3
- 238000010438 heat treatment Methods 0.000 description 3
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 3
- 239000009719 polyimide resin Substances 0.000 description 3
- 230000002040 relaxant effect Effects 0.000 description 3
- 238000004528 spin coating Methods 0.000 description 3
- 238000000224 chemical solution deposition Methods 0.000 description 2
- 238000009413 insulation Methods 0.000 description 2
- 229910000510 noble metal Inorganic materials 0.000 description 2
- 150000002902 organometallic compounds Chemical class 0.000 description 2
- 238000000992 sputter etching Methods 0.000 description 2
- 238000001039 wet etching Methods 0.000 description 2
- 229910018072 Al 2 O 3 Inorganic materials 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- 229910010413 TiO 2 Inorganic materials 0.000 description 1
- 238000004380 ashing Methods 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000012141 concentrate Substances 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000011156 evaluation Methods 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 238000002474 experimental method Methods 0.000 description 1
- 230000006355 external stress Effects 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 238000001755 magnetron sputter deposition Methods 0.000 description 1
- 230000008018 melting Effects 0.000 description 1
- 238000002844 melting Methods 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 230000000644 propagated effect Effects 0.000 description 1
- 230000001902 propagating effect Effects 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 239000011347 resin Substances 0.000 description 1
- 229920005989 resin Polymers 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 238000009751 slip forming Methods 0.000 description 1
- 238000007740 vapor deposition Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01G—CAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES, LIGHT-SENSITIVE OR TEMPERATURE-SENSITIVE DEVICES OF THE ELECTROLYTIC TYPE
- H01G4/00—Fixed capacitors; Processes of their manufacture
- H01G4/33—Thin- or thick-film capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5222—Capacitive arrangements or effects of, or between wiring layers
- H01L23/5223—Capacitor integral with wiring layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/525—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections
- H01L23/5252—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections comprising anti-fuses, i.e. connections having their state changed from non-conductive to conductive
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53257—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being a refractory metal
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53257—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being a refractory metal
- H01L23/53261—Refractory-metal alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/01—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate comprising only passive thin-film or thick-film elements formed on a common insulating substrate
- H01L27/016—Thin-film circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the present invention relates to a dielectric thin film element.
- the present invention also relates to an antifuse element including a dielectric thin film element.
- the present invention also relates to a method for manufacturing a dielectric thin film element.
- the dielectric thin film element includes a lower electrode layer 102, a dielectric layer 103, an upper electrode layer 104, a protective layer 105, and wiring layers 107-1 and 107-2. Yes.
- the lower electrode layer 102, the dielectric layer 103, and the upper electrode layer 104 are sequentially formed on the substrate 101.
- the protective layer 105 is formed to cover the lower electrode layer 102, the dielectric layer 103, and the upper electrode layer 104.
- the wiring layer 107-1 is formed so as to be drawn out from the lower electrode layer 102 onto the protective layer 105.
- the wiring layer 107-2 is formed so as to be drawn from the upper electrode layer 104 onto the protective layer 105.
- the areas of the portions where the wiring layers 107-1 and 107-2 are in contact with the lower electrode layer 102 and the upper electrode layer 104 are small. Therefore, when external stress is applied to the wiring layers 107-1 and 107-2, the wiring layers 107-1 and 107-2 are easily separated from the lower electrode layer 102 and the upper electrode layer 104. Further, the wiring layers 107-1 and 107-2 have a surface exposed state, and there is a problem that they are easily oxidized and corroded. These problems all cause a decrease in moisture resistance of the dielectric thin film element.
- An object of the present invention has been made in view of such a problem, and provides a dielectric thin film element having high moisture resistance by relaxing stress applied to a wiring layer and suppressing oxidation and corrosion of the wiring layer. That is.
- a dielectric thin film element according to the present invention is formed so as to cover a capacitor portion having a dielectric layer and a pair of electrode layers formed on the upper and lower surfaces of the dielectric layer, and the capacitor portion.
- a protective layer formed along an inner surface of an opening formed so as to expose each surface of the electrode layer through the protective layer, and is in contact with each of the electrode layers;
- An external electrode formed so as to be electrically connected to the wiring layer on a side different from the surface in contact with the surface, and the surface metal layer is at least on the inner surface of the opening of the wiring layer
- a second surface metal layer formed on an upper surface of the layer and in contact with an end of the first surface metal layer, wherein the first surface metal layer is a plating film, and the second surface metal
- the first surface metal layer is also formed on the surface of the portion of the wiring layer that is drawn to the upper surface of the protective layer.
- the material of the first surface metal layer is preferably composed mainly of Ni.
- the material of the second surface metal layer is preferably mainly composed of Ti or Cr, or an alloy of Ni and Cr.
- the wiring layer has a multi-layer structure, and the lowermost layer material of the wiring layer is the same as that of the second surface metal layer.
- the present invention is also directed to an antifuse element including the dielectric thin film element described above.
- the present invention provides a method for manufacturing a dielectric thin film element configured as follows.
- a method of manufacturing a dielectric thin film element includes a step of forming a capacitor portion having a dielectric layer and a pair of electrode layers formed on the upper and lower surfaces of the dielectric layer; and A step of forming a protective layer so as to cover; a step of forming an opening so as to expose each surface of the electrode layer through the protective layer; and a contact with each of the electrode layers; Forming a pair of wiring layers along the inner surface of the opening so as to be drawn to the upper surface; forming a second surface metal layer on the surface of the wiring layer by a vacuum thin film method; A step of removing at least a portion along the inner surface of the opening in the surface metal layer of 2, and a step of forming a first surface metal layer by plating on the portion from which the second surface metal layer has been removed. It is characterized by providing.
- the wiring layer is preferably formed by a vacuum thin film method.
- the first surface metal layer and the second surface metal layer are formed on the surface of the wiring layer, thereby suppressing the corrosion and oxidation of the wiring layer.
- the first surface metal layer covering the portion along the inner surface of the opening is a plating film, it is possible to effectively prevent the wiring layer from being peeled off from the electrode layer.
- the surface metal layer has at least the first surface metal layer described above that is a plating film and the second surface metal layer that is a film formed by a vacuum thin film method, When the end portions are in contact with each other, the stress propagating from the external electrode to the electrode layer through the wiring layer can be relaxed.
- FIG. 2 is a cross-sectional view taken along the line AA in FIG. (Experimental example 1) It is sectional drawing which shows the manufacturing method of the dielectric thin film element concerning this invention.
- FIG. 4 is a cross-sectional view showing a manufacturing method performed after FIG. 3 in the method for manufacturing a dielectric thin film element according to the present invention.
- FIG. 5 is a cross-sectional view showing a manufacturing method performed after FIG. 4 in the method for manufacturing a dielectric thin film element according to the present invention.
- FIG. 6 is a cross-sectional view showing a manufacturing method performed after FIG. 5 in the method for manufacturing a dielectric thin film element according to the present invention.
- FIG. 1 is a plan view of a dielectric thin film element 10 according to the present invention.
- FIG. 2 is a cross-sectional view taken along the line AA in FIG. 1 to 9 are schematically shown for easy understanding.
- the dielectric thin film element 10 is formed on the substrate 11 using, for example, a thin film formation process.
- the substrate 11 include a Si single crystal substrate (hereinafter referred to as “Si substrate”).
- an oxide layer 12 is preferably formed on the surface of the substrate 11.
- the oxide layer 12 is formed by, for example, heat-treating the substrate 11.
- the capacitor unit 20 includes a lower electrode layer 21, a dielectric layer 22, and an upper electrode layer 23.
- the adhesion layer 13 is formed to ensure adhesion between the oxide layer 12 and the lower electrode layer 21.
- the material of the adhesion layer 13 and the dielectric layer 22 is the same, the manufacturing is simplified.
- Examples of the dielectric material used for the dielectric layer 22 include (Ba, Sr) TiO 3 (hereinafter referred to as “BST”).
- the lower electrode layer 21 is formed on the lower surface of the dielectric layer 22.
- the upper electrode layer 23 is formed on the upper surface of the dielectric layer 22.
- a conductive metal material is used for the lower electrode layer 21 and the upper electrode layer 23.
- a high melting point noble metal having good conductivity and excellent oxidation resistance is preferable. Examples of noble metals include Au and Pt.
- the inorganic protective layer 24 is provided on the upper surface of the upper electrode layer 23.
- the inorganic insulating layer 24 is provided, for example, to improve the adhesion between the upper electrode layer 23 and the protective layer 30. If the inorganic insulating layer 24 and the dielectric layer 22 are made of the same material, the manufacturing is simplified.
- the protective layer 30 is formed so as to cover the adhesion layer 13, the capacitor portion 20, and the inorganic insulating layer 24.
- the protective layer 30 is formed, for example, to prevent moisture from entering the capacitor unit 20.
- the protective layer 30 includes an inorganic protective layer 31 and an organic protective layer 32.
- the material of the inorganic protective layer 31 include SiN x , SiO 2 , Al 2 O 3 , and TiO 2 .
- the material of the organic protective layer 32 include a polyimide resin and an epoxy resin.
- the openings 33 and 34 are formed so as to penetrate the protective layer 30 and expose the surfaces of the lower electrode layer 21 and the upper electrode layer 23, respectively.
- the wiring layers 41 and 42 are formed along the inner surfaces of the openings 33 and 34 and are in contact with the lower electrode layer 21 and the upper electrode layer 23, respectively.
- the wiring layers 41 and 42 are drawn out to the upper surface of the protective layer 30.
- the wiring layers 41 and 42 have a two-layer structure of a wiring adhesion layer and a wiring metal layer (not shown).
- the wiring adhesion layer is a lower layer having a two-layer structure
- the wiring metal layer is an upper layer having a two-layer structure.
- the wiring adhesion layer is formed in order to ensure adhesion with the base.
- An example of the material of the wiring adhesion layer is Ti.
- the wiring metal layer is formed in order to ensure electrical conductivity of the wiring layer.
- An example of the material of the wiring metal layer is Cu. If the wiring adhesion layer and the second surface metal layers 45 and 46 described later are made of the same material, it can be manufactured at low cost, which is preferable.
- a surface metal layer is formed on the surface of the wiring layers 41 and 42, and the surface metal layer has first surface metal layers 43 and 44 and second surface metal layers 45 and 46, respectively. is doing.
- the first surface metal layers 43 and 44 and the second surface metal layers 45 and 46 are formed on the surface of the wiring layers 41 and 42, thereby suppressing the corrosion and oxidation of the wiring layers 41 and 42.
- the external electrode 47 is formed so as to be electrically connected to the wiring layer 41 on the side of the portion of the wiring layer 41 that extends to the upper surface of the protective layer 30 that is different from the surface in contact with the protective layer 30. Yes.
- the external electrode 48 is formed so as to be electrically connected to the wiring layer 42 on the side of the portion of the wiring layer 42 that extends to the upper surface of the protective layer 30 that is different from the surface in contact with the protective layer 30. Has been.
- the organic insulating layer 51 covers the protective layer 30, the wiring layers 41 and 42, the first surface metal layers 43 and 44, and the second surface metal layers 45 and 46, and the external electrode 47. , 48 are exposed.
- Examples of the material of the organic insulating layer 51 include polyimide resin and epoxy resin.
- the first surface metal layers 43 and 44 are formed of a plating film so as to cover portions along the inner surfaces of the openings 33 and 34 of the wiring layers 41 and 42. Therefore, peeling of the wiring layers 41 and 42 from the electrode layer can be effectively prevented.
- the openings 33 and 34 have side surfaces and a bottom surface, and stress concentrates on the boundary between the side surfaces and the bottom surface. Therefore, it is only necessary that the first surface metal layers 43 and 44 are formed at least in a portion corresponding to the boundary between the side surface and the bottom surface.
- the material of the first surface metal layers 43 and 44 is preferably mainly composed of Ni. This is because the above-described effects are remarkable.
- first surface metal layers 43 and 44 are preferably formed by an electrolytic plating method. This is because it can be manufactured at low cost.
- the second surface metal layers 45 and 46 are films formed by a vacuum thin film method.
- the vacuum thin film method refers to a method of forming a film in a vacuum, such as an evaporation method, a sputtering method, or MOCVD (Metal Organic Vapor Deposition).
- the second surface metal layers 45 and 46 are formed on the surfaces of the wiring layers 41 and 42 located on the upper surface of the protective layer 30 and are in contact with the external electrodes 47 and 48. That is, when the stress propagated from the external electrodes 47 and 48 tries to reach the openings 33 and 34 via the second surface metal layers 45 and 46 and the first surface metal layers 43 and 44, this stress is applied. However, it is greatly relieved at the connecting portion between the second surface metal layers 45 and 46 and the first surface metal layers 43 and 44.
- the material of the second surface metal layers 45 and 46 is preferably mainly composed of Ti or Cr, or an alloy of Ni and Cr. These materials form an oxide layer on the surface of the second surface metal layers 45, 46. Therefore, the oxidation and corrosion of the wiring layers 41 and 42 can be more effectively suppressed.
- the first surface metal layers 43 and 44 are also formed on the surfaces of the portions of the wiring layers 41 and 42 that are drawn to the upper surface of the protective layer 30.
- the end portions of the first surface metal layers 43 and 44 and the end portions of the second surface metal layers 45 and 46 are in contact with the upper surface of the protective layer 30 of the wiring layers 41 and 42.
- the effect of relaxing the stress is further increased.
- the end portions of the first surface metal layers 43 and 44 and the end portions of the second surface metal layers 45 and 46 are in contact with each other in the vicinity of the openings 43 and 44, the effect of relaxing the stress is further increased. growing.
- the present invention is also directed to an antifuse element including the above dielectric thin film element.
- the anti-fuse element is an electronic component having a function of short-circuiting when a voltage of a certain value or more is applied, and a current flows.
- a voltage of a certain value or more is applied between the external electrodes 47 and 48, causing the dielectric layer 22 between the lower electrode layer 21 and the upper electrode layer 23 to break down and short-circuit. If dielectric breakdown occurs immediately below the openings 33 and 34, the wiring layers 41 and 42 may be caught and broken at the time of dielectric breakdown, and an open defect may occur in the antifuse element itself.
- the dielectric breakdown of the dielectric layer 22 after voltage application is less likely to occur immediately below the openings 33 and 34. Therefore, an antifuse element with a low risk of open failure can be obtained.
- the dielectric layer 22 in the capacitor unit 20 is a single layer.
- the capacitor unit 20 is provided with a plurality of dielectric layers and electrode layers alternately. It may be a structure.
- the inorganic insulating layer 24 is provided to improve the adhesion between the upper electrode layer 23 and the protective layer 30, for example, but the inorganic insulating layer 24 is not necessarily required.
- a substrate 11 is prepared.
- a Si substrate on which a 500 to 1000 nm SiO 2 layer is formed as the oxide layer 12 is prepared.
- the SiO 2 layer is formed, for example, by heat treating a Si substrate.
- the capacitor portion 20 is formed.
- an adhesion layer 13, a lower electrode layer 21, a dielectric layer 22, an upper electrode layer 23, and an inorganic insulating layer 24 are sequentially formed on the oxide layer 12 of the substrate 11.
- the adhesion layer 13 is formed on the oxide layer 12.
- a BST layer having a thickness of 10 to 100 nm is formed.
- the capacitor 20 having the lower electrode layer 21, the dielectric layer 22, and the upper electrode layer 23 is formed on the adhesion layer 13.
- the lower electrode layer 21 is formed on the adhesion layer 13.
- a Pt layer having a thickness of 100 to 500 nm is formed by sputtering, for example.
- the dielectric layer 22 is formed on the lower electrode layer 21.
- a BST layer having a thickness of 50 to 200 nm is formed by the same method as the adhesion layer 13 described above.
- the upper electrode layer 23 is formed on the dielectric layer 22.
- a Pt layer having a thickness of 100 to 500 nm is formed by the same method as the above-described Pt layer.
- the inorganic insulating layer 24 is formed on the capacitor portion 20.
- a BST layer having a thickness of 10 to 100 nm is formed by the same method as that for the adhesion layer 13 and the dielectric layer 22.
- the inorganic insulating layer 24, the upper electrode layer 23, the dielectric layer 22, the lower electrode layer 21, and the adhesion layer 13 are patterned.
- the inorganic insulating layer 24 and the upper electrode layer 23 are patterned.
- a resist is applied onto the inorganic insulating layer 24 by photolithography, and a resist mask is formed by sequentially performing exposure, development, and curing. Then, after patterning into a predetermined shape by Ar ion milling, the resist mask is removed by ashing. In the same way, after patterning the dielectric layer 22, the lower electrode layer 21, and the adhesion layer 13, the resist mask is removed.
- the inorganic insulating layer 24 and the upper electrode layer 23 can be patterned at a time. It is also possible to pattern the dielectric layer 22, the lower electrode layer 21 and the adhesion layer 13 at a time. In this case, patterning is possible at a lower cost than when patterning separately.
- heat treatment is performed at 700 to 900 ° C. for 30 minutes as necessary.
- the protective layer 30 is formed as follows so as to cover the exposed portions of the adhesion layer 13, the capacitor portion 20, and the inorganic insulating layer 24.
- the inorganic protective layer 31 is formed so as to cover the adhesion layer 13, the capacitor portion 20, and the inorganic insulating layer 24.
- the thickness of the inorganic protective layer 31 is, for example, 200 to 1000 nm.
- the inorganic protective layer 31 is formed by a vacuum thin film method such as a PECVD (plasma-enhanced CVD) method or a sputtering method.
- the organic protective layer 32 is formed on the inorganic protective layer 31 like FIG.4 (E).
- the thickness of the organic protective layer 32 is, for example, 2 to 10 ⁇ m.
- the organic protective layer 32 is patterned as described later, for example, by spin-coating a photosensitive resin material, exposing, developing, and curing. In this way, the protective layer 30 is formed.
- an opening 33 is formed so that the surface of the lower electrode layer 21 is exposed through the inorganic protective layer 31 and the dielectric layer 22. Further, an opening 34 is formed so as to penetrate the inorganic protective layer 31 and the inorganic insulating layer 24 and expose the surface of the upper electrode layer 23.
- the organic protective layer 32 is used as a resist mask, and the inorganic protective layer 31, the dielectric layer 22, and the inorganic insulating layer 24 are patterned using, for example, CHF 3 gas. At this time, if the dielectric layer 22 and the inorganic insulating layer 24 are made of the same material, patterning can be performed at low cost.
- wiring layers 41 and 42 are formed.
- the wiring layer 41 is in contact with the lower electrode layer 21 along the opening 33.
- the wiring layer 42 is in contact with the upper electrode layer 23 along the opening 34.
- the wiring layers 41 and 42 are formed so as to be drawn to the upper surface of the protective layer 30.
- the wiring layers 41 and 42 are formed using a vacuum thin film method such as a sputtering method.
- second surface metal layers 45 and 46 are formed on the surfaces of the wiring layers 41 and 42 by a vacuum thin film method.
- the second surface metal layers 45 and 46 may be formed continuously with the wiring layers 41 and 42.
- a resist mask is formed by photolithography and removed by wet etching.
- the first surface metal layers 43 and 44 are formed by plating on the portions where the second surface metal layers 45 and 46 are removed. At this time, when the second surface metal layers 45 and 46 are oxidized, the second surface metal layers 45 and 46 act as a mask for plating.
- external electrodes 47 and 48 are formed as shown in FIG.
- the external electrodes 47, 48 are electrically connected to the wiring layers 41, 42 on the side of the wiring layer 41, 42, which extends to the upper surface of the protective layer 30, on a different side from the surface in contact with the protective layer 30. It is formed so that. Specifically, a resist mask is formed by photolithography, and part of the second surface metal layers 45 and 46 is removed. Thereafter, external electrodes 47 and 48 are formed in contact with the wiring layers 41 and 42 at the portions where the second surface metal layers 45 and 46 are removed.
- the external electrodes 47 and 48 are formed by, for example, a plating method.
- the external electrodes 47 and 48 are preferably in direct contact with the wiring layers 41 and 42, respectively, but may be in electrical contact with each other through another layer.
- the wiring layers 41 and 42 and the second surface metal layers 45 and 46 are patterned. Specifically, for example, a resist mask is formed by photolithography, and patterning is performed by wet etching.
- the protective layer 30, the wiring layers 41 and 42, the first surface metal layers 43 and 44, and the second surface metal layers 45 and 46 are covered.
- An organic insulating layer 51 is formed.
- the organic insulating layer 51 is formed so that the external electrodes 47 and 48 are exposed. Specifically, for example, an epoxy resin is spin-coated, and exposure, development, and curing are sequentially performed.
- the thickness of the organic insulating layer 51 is, for example, 2 to 10 ⁇ m.
- a dielectric thin film element is manufactured.
- the individual dielectric thin film elements may be cut out from the substrate.
- the first surface metal layers 43 and 44 and the external electrodes 47 and 48 are formed separately, but may be formed simultaneously. In this case, it can be manufactured at low cost.
- the present invention is not limited to the above embodiment.
- the thickness, forming method, and forming conditions of each layer are merely examples. Therefore, the dielectric thin film element can be arbitrarily changed within a range not impairing the function.
- a Si substrate on which a 700 nm thick SiO 2 layer was formed as an oxide layer was prepared.
- a 50 nm BST layer was formed as an adhesion layer on the substrate.
- a Pt layer having a thickness of 200 nm was formed as a lower electrode layer on the adhesion layer.
- the Pt layer was formed by a sputtering method.
- a dielectric layer and an upper electrode layer were formed in this order. Specifically, a BST layer having a thickness of 90 nm was formed on the Pt layer by the same method as that for the BST layer described above. Thereafter, a Pt layer having a thickness of 200 nm was formed on the BST layer by the same method as the Pt layer described above.
- an inorganic insulating layer was formed on the upper electrode layer. Specifically, a BST layer having a thickness of 90 nm was formed on the Pt layer by the same method as that for the BST layer described above.
- the inorganic insulating layer and the upper electrode layer were patterned. Thereafter, the dielectric layer, the lower electrode layer, and the adhesion layer were patterned. Specifically, first, a resist mask was formed on the BST layer, which is an inorganic insulating layer, by photolithography. Thereafter, the inorganic insulating layer and the upper electrode layer were patterned into a predetermined shape by Ar ion milling. Thereafter, the dielectric layer, the lower electrode layer, and the adhesion layer were patterned by the same method.
- the above laminated structure was heat-treated at 850 ° C. for 30 minutes.
- an inorganic protective layer was formed. Specifically, a 700 nm thick SiO 2 layer was formed by PECVD.
- an organic protective layer was formed on the inorganic protective layer.
- a polyimide resin layer having a thickness of 6 ⁇ m was formed by spin-coating photosensitive polyimide and sequentially performing exposure, development, and curing.
- the organic protective layer was used as a resist mask, and the inorganic protective layer was patterned using CHF 3 gas. At this time, an opening was formed so as to expose a part of the surface of the upper electrode layer and a part of the surface of the lower electrode layer.
- a wiring layer and a second surface metal layer were formed by magnetron sputtering. Specifically, the wiring layer was formed with a two-layer structure of a Ti layer (layer thickness 100 nm) and a Cu layer (layer thickness 1000 nm). Thereafter, a Ti layer (100 nm) was continuously formed as the second surface metal layer.
- the first surface metal layer was formed. Specifically, a resist mask was formed by photolithography, and a part of the Ti layer that was the second surface metal layer formed in the opening was removed. Thereafter, a Ni layer having a thickness of 0.5 ⁇ m was formed as a first surface metal layer in a portion where a part of the Ti layer was removed. The Ni layer was formed by an electrolytic plating method.
- external electrodes were formed. Specifically, a resist mask was formed by photolithography, and a part of the Ti layer of the second surface metal layer drawn to the upper surface of the protective layer was removed. Thereafter, an external electrode was formed with a two-layer structure of a Ni layer having a thickness of 2 ⁇ m and an Au layer having a thickness of 0.1 ⁇ m. The Ni layer and the Au layer were formed by an electrolytic plating method.
- the wiring layer and the second surface metal layer were patterned. Specifically, a resist mask was formed by photolithography, and a part of the wiring layer and a part of the second surface metal layer were removed.
- an organic insulating layer was formed so that the external electrode was exposed.
- an epoxy resin layer having a thickness of 8 ⁇ m was formed by spin-coating an epoxy resin and sequentially performing exposure, development, and curing.
- the substrate was cut and the dielectric thin film element was taken out.
- Comparative Example 1 As Comparative Example 1, a dielectric thin film element as shown in FIG.
- the dielectric thin film element of FIG. 7 has a structure in which the first surface metal layers 43 and 44 are formed and the second surface metal layer is not formed. Other than that, the configuration was the same as in Experimental Example 1, and the same process as in Experimental Example 1 was performed.
- Comparative Example 2 As Comparative Example 2, a dielectric thin film element as shown in FIG. 8 has a structure in which the first surface metal layer is not formed and the second surface metal layers 45 and 46 are also formed on the inner surface of the opening. Other than that, the configuration was the same as in Experimental Example 1, and the same process as in Experimental Example 1 was performed.
- Comparative Example 3 As Comparative Example 3, a dielectric thin film element as shown in FIG. 9 has a structure in which neither the first surface metal layer nor the second surface metal layer is formed. Other than that, the configuration was the same as in Experimental Example 1, and the same process as in Experimental Example 1 was performed.
- FIG. 10 is an SEM photograph showing a cross section of the dielectric thin film element of Experimental Example 1.
- FIG. 11 is a schematic diagram of FIG.
- FIG. 12 is a FIB photograph of the circled portion of FIG. 11 observed from the direction of the arrow.
- FIG. 12 observes the surface of the first surface metal layer.
- the portion corresponding to the bottom surface of the opening is A
- the portion where the inorganic protective layer is located immediately below is B
- the organic protective layer is located directly below Let C be the part.
- FIG. 13 is an SEM photograph showing a cross section of the dielectric thin film element of Comparative Example 3.
- FIG. 14 is a schematic diagram of FIG. FIG. 15 is a FIB photograph of the circled portion of FIG. 14 observed from the direction of the arrow.
- FIG. 15 observes the surface of the wiring layer.
- the part corresponding to the bottom of the opening is A
- the part where the inorganic protective layer is located immediately below is B
- the part where the organic protective layer is located directly below is C.
- FIG. 12 and FIG. 15 show that the surface of the first surface metal layer is smoother than the surface of the wiring layer. Therefore, it can be seen that the first surface metal layer covers and protects the inner surface of the opening while leveling the surface of the wiring layer.
- a moisture resistance load test (121 ° C., 85% RH, +4 V applied) was performed. Then, the number of failures in the dielectric thin film element after 24 hours, 48 hours, and 96 hours was investigated. The number of samples was 30. A dielectric thin film element having a rating of 4 V and an insulation resistance of 50 M ⁇ or more was used. And the thing whose insulation resistance after a moisture-proof load test became 1 Mohm or less was made into the failure.
- Table 1 shows the number of samples that failed after the moisture resistance load test.
Landscapes
- Power Engineering (AREA)
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- Geometry (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Fixed Capacitors And Capacitor Manufacturing Machines (AREA)
- Semiconductor Integrated Circuits (AREA)
- Formation Of Insulating Films (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Ceramic Capacitors (AREA)
Abstract
Description
以下のように誘電体薄膜素子を作製した。
実験例1として、図2のような誘電体薄膜素子を作製した。
比較例1として、図7のような誘電体薄膜素子を作製した。図7の誘電体薄膜素子は、第1の表面金属層43、44が形成されており、第2の表面金属層が形成されていない構造である。それ以外は実験例1と同様の構成であり、実験例1の同様のプロセスで作製した。
比較例2として、図8のような誘電体薄膜素子を作製した。図8の誘電体薄膜素子は、第1の表面金属層が形成されておらず、第2の表面金属層45、46が開口部の内面にも形成されている構造である。それ以外は実験例1と同様の構成であり、実験例1の同様のプロセスで作製した。
比較例3として、図9のような誘電体薄膜素子を作製した。図9の誘電体薄膜素子は、第1の表面金属層と第2の表面金属層がどちらも形成されていない構造である。それ以外は実験例1と同様の構成であり、実験例1の同様のプロセスで作製した。
11 基板
12 酸化物層
13 密着層
20 容量部
21 下部電極層
22 誘電体層
23 上部電極層
24 無機絶縁層
30 保護層
31 無機保護層
32 有機保護層
33,34 開口部
41,42 配線層
43,44 第1の表面金属層
45,46 第2の表面金属層
47,48 外部電極
51 有機絶縁層
101 基板
102 下部電極層
103 誘電体層
104 上部電極層
105 保護層
107-1 配線層
107-2 配線層
Claims (8)
- 誘電体層と、前記誘電体層の上下面に形成されている一対の電極層と、を有する容量部と、
前記容量部を覆うように形成されている保護層と、
前記保護層を貫通して前記電極層のそれぞれの表面が露出するように形成されている開口部の内面に沿って形成され、前記電極層のそれぞれと接しており、前記保護層の上面まで引き出されている一対の配線層と、
前記配線層の表面上に形成されている表面金属層と、
前記配線層の前記保護層の上面まで引き出されている部分の、前記保護層と接する面とは異なる面側に、前記配線層と電気的に接続されるように形成されている外部電極と、
を備え、
前記表面金属層は、少なくとも、
前記配線層の前記開口部の内面に沿った部分を覆う第1の表面金属層と、
前記保護層の上面に形成され、前記第1の表面金属層の端部と接する第2の表面金属層と、を有し、
前記第1の表面金属層はめっき膜であり、
前記第2の表面金属層は真空薄膜法による膜であることを特徴とする、誘電体薄膜素子。 - 前記第1の表面金属層は、前記配線層の前記保護層の上面まで引き出されている部分の表面上にも形成されている、請求項1に記載の誘電体薄膜素子。
- 前記第1の表面金属層の材質はNiを主成分とする、請求項1又は2に記載の誘電体薄膜素子。
- 前記第2の表面金属層の材質はTi又はCr、あるいはNiとCrの合金を主成分とする、請求項1~3のいずれか1項に記載の誘電体薄膜素子。
- 前記配線層は複数層の構造であり、前記配線層の最下層の材質が前記第2の表面金属層と同じである、請求項1~4のいずれか1項に記載の誘電体薄膜素子。
- 請求項1~5のいずれか1項に記載の誘電体薄膜素子を備える、アンチヒューズ素子。
- 誘電体層と、前記誘電体層の上下面に形成されている一対の電極層と、を有する容量部を形成する工程と、
前記容量部を覆うように保護層を形成する工程と、
前記保護層を貫通して前記電極層のそれぞれの表面が露出するように開口部を形成する工程と、
前記電極層のそれぞれと接し、前記保護層の上面まで引き出されるように、前記開口部の内面に沿って一対の配線層を形成する工程と、
前記配線層の表面上に真空薄膜法により第2の表面金属層を形成する工程と、
前記第2の表面金属層における前記開口部の内面に沿った部分を少なくとも除去する工程と、
前記第2の表面金属層を除去した部分にめっき法により第1の表面金属層を形成する工程と、
を備える、誘電体薄膜素子の製造方法。 - 前記配線層は真空薄膜法により形成する、請求項7に記載の誘電体薄膜素子の製造方法。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2012533951A JP5376186B2 (ja) | 2010-09-13 | 2011-09-06 | 誘電体薄膜素子、アンチヒューズ素子及び誘電体薄膜素子の製造方法 |
CN201180043631.6A CN103098199B (zh) | 2010-09-13 | 2011-09-06 | 电介质薄膜元件、反熔丝元件及电介质薄膜元件的制造方法 |
US13/795,677 US9460859B2 (en) | 2010-09-13 | 2013-03-12 | Dielectric thin film element, antifuse element, and method of producing dielectric thin film element |
US15/073,914 US9548161B2 (en) | 2010-09-13 | 2016-03-18 | Dielectric thin film element, antifuse element, and method of producing dielectric thin film element |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2010204668 | 2010-09-13 | ||
JP2010-204668 | 2010-09-13 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/795,677 Continuation US9460859B2 (en) | 2010-09-13 | 2013-03-12 | Dielectric thin film element, antifuse element, and method of producing dielectric thin film element |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2012036017A1 true WO2012036017A1 (ja) | 2012-03-22 |
Family
ID=45831484
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2011/070219 WO2012036017A1 (ja) | 2010-09-13 | 2011-09-06 | 誘電体薄膜素子、アンチヒューズ素子及び誘電体薄膜素子の製造方法 |
Country Status (4)
Country | Link |
---|---|
US (2) | US9460859B2 (ja) |
JP (1) | JP5376186B2 (ja) |
CN (1) | CN103098199B (ja) |
WO (1) | WO2012036017A1 (ja) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2014090077A (ja) * | 2012-10-30 | 2014-05-15 | Murata Mfg Co Ltd | 薄膜キャパシタおよびその製造方法 |
US20160027579A1 (en) * | 2014-07-24 | 2016-01-28 | Tdk Corporation | Thin film capacitor |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103098199B (zh) * | 2010-09-13 | 2014-12-10 | 株式会社村田制作所 | 电介质薄膜元件、反熔丝元件及电介质薄膜元件的制造方法 |
KR20120039460A (ko) * | 2010-10-15 | 2012-04-25 | 삼성전자주식회사 | 반도체 패키지 |
CN105609352B (zh) * | 2016-01-12 | 2018-04-17 | 珠海创飞芯科技有限公司 | 一种薄膜开关及其制备方法 |
US10460877B2 (en) * | 2016-05-27 | 2019-10-29 | Tdk Corporation | Thin-film capacitor including groove portions |
CN109923630B (zh) * | 2016-11-02 | 2023-04-28 | 株式会社村田制作所 | 电容器 |
KR20180056257A (ko) * | 2016-11-18 | 2018-05-28 | 삼성전기주식회사 | 박막 커패시터 |
JP6399270B1 (ja) * | 2016-12-28 | 2018-10-03 | 株式会社村田製作所 | 薄膜デバイスおよび薄膜デバイスの製造方法 |
US20190287898A1 (en) * | 2018-03-16 | 2019-09-19 | Applied Materials, Inc. | Methods and apparatus for embedded antifuses |
JP7063027B2 (ja) * | 2018-03-19 | 2022-05-09 | Tdk株式会社 | 薄膜コンデンサおよび薄膜コンデンサの製造方法 |
CN111200061B (zh) * | 2019-12-20 | 2023-03-17 | 厦门市三安集成电路有限公司 | 一种半导体器件电容结构及其制作方法 |
WO2021149688A1 (ja) * | 2020-01-20 | 2021-07-29 | 株式会社村田製作所 | 半導体装置及び容量装置 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2000044043A1 (fr) * | 1999-01-22 | 2000-07-27 | Hitachi, Ltd. | Dispositif a semi-conducteurs et son procede de fabrication |
JP2004018964A (ja) * | 2002-06-18 | 2004-01-22 | Renesas Technology Corp | 半導体ウエハおよび半導体装置の製造方法 |
JP2005019522A (ja) * | 2003-06-24 | 2005-01-20 | Sanyo Electric Co Ltd | 半導体装置及びその製造方法 |
WO2007046173A1 (ja) * | 2005-10-18 | 2007-04-26 | Murata Manufacturing Co., Ltd. | 薄膜キャパシタ |
JP2010171386A (ja) * | 2008-12-26 | 2010-08-05 | Sanyo Electric Co Ltd | 半導体装置及びその製造方法 |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0689831A (ja) | 1992-09-08 | 1994-03-29 | Toshiba Corp | 薄膜コンデンサ |
JP2000044043A (ja) | 1998-07-31 | 2000-02-15 | Shinko Electric Co Ltd | 部品排出装置 |
JP2007227874A (ja) * | 2006-01-30 | 2007-09-06 | Fujitsu Ltd | 薄膜キャパシタ及びその製造方法 |
CN103098199B (zh) * | 2010-09-13 | 2014-12-10 | 株式会社村田制作所 | 电介质薄膜元件、反熔丝元件及电介质薄膜元件的制造方法 |
-
2011
- 2011-09-06 CN CN201180043631.6A patent/CN103098199B/zh not_active Expired - Fee Related
- 2011-09-06 WO PCT/JP2011/070219 patent/WO2012036017A1/ja active Application Filing
- 2011-09-06 JP JP2012533951A patent/JP5376186B2/ja not_active Expired - Fee Related
-
2013
- 2013-03-12 US US13/795,677 patent/US9460859B2/en active Active
-
2016
- 2016-03-18 US US15/073,914 patent/US9548161B2/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2000044043A1 (fr) * | 1999-01-22 | 2000-07-27 | Hitachi, Ltd. | Dispositif a semi-conducteurs et son procede de fabrication |
JP2004018964A (ja) * | 2002-06-18 | 2004-01-22 | Renesas Technology Corp | 半導体ウエハおよび半導体装置の製造方法 |
JP2005019522A (ja) * | 2003-06-24 | 2005-01-20 | Sanyo Electric Co Ltd | 半導体装置及びその製造方法 |
WO2007046173A1 (ja) * | 2005-10-18 | 2007-04-26 | Murata Manufacturing Co., Ltd. | 薄膜キャパシタ |
JP2010171386A (ja) * | 2008-12-26 | 2010-08-05 | Sanyo Electric Co Ltd | 半導体装置及びその製造方法 |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2014090077A (ja) * | 2012-10-30 | 2014-05-15 | Murata Mfg Co Ltd | 薄膜キャパシタおよびその製造方法 |
US20160027579A1 (en) * | 2014-07-24 | 2016-01-28 | Tdk Corporation | Thin film capacitor |
US9773614B2 (en) * | 2014-07-24 | 2017-09-26 | Tdk Corporation | Thin film capacitor |
Also Published As
Publication number | Publication date |
---|---|
JP5376186B2 (ja) | 2013-12-25 |
US20130194714A1 (en) | 2013-08-01 |
JPWO2012036017A1 (ja) | 2014-02-03 |
US20160204063A1 (en) | 2016-07-14 |
US9460859B2 (en) | 2016-10-04 |
CN103098199A (zh) | 2013-05-08 |
US9548161B2 (en) | 2017-01-17 |
CN103098199B (zh) | 2014-12-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5376186B2 (ja) | 誘電体薄膜素子、アンチヒューズ素子及び誘電体薄膜素子の製造方法 | |
JP5093327B2 (ja) | 薄膜キャパシタ | |
JP5344197B2 (ja) | 誘電体薄膜素子及びその製造方法 | |
JP5299158B2 (ja) | 誘電体薄膜素子 | |
JP5803731B2 (ja) | 薄膜素子 | |
JP2010192605A5 (ja) | ||
JP2009010114A (ja) | 誘電体薄膜キャパシタ | |
JPWO2016136564A1 (ja) | キャパシタ | |
JP2016046454A (ja) | 薄膜電子部品 | |
JP5348565B2 (ja) | 誘電体薄膜キャパシタの製造方法、及び誘電体薄膜キャパシタ | |
JP5098422B2 (ja) | 薄膜電子部品 | |
JP2005311299A5 (ja) | ||
JP2010225849A (ja) | 薄膜キャパシタ | |
JP6788847B2 (ja) | キャパシタ | |
JP5929540B2 (ja) | 電子部品 | |
JP2006332122A (ja) | 電子回路装置、その製造方法、バリスタの製造方法、及び半導体装置の製造方法 | |
JP6610159B2 (ja) | 薄膜キャパシタ | |
JP7439392B2 (ja) | キャパシタ | |
JP2003174096A (ja) | 半導体装置の製造方法 | |
WO2022239722A1 (ja) | 半導体装置、マッチング回路及びフィルタ回路 | |
JP6232845B2 (ja) | 配線接続構造およびこの配線接続構造を有する誘電体薄膜キャパシタ | |
JP5394291B2 (ja) | スタック型抵抗素子およびその製造方法 | |
JP4206293B2 (ja) | 薄膜コンデンサおよびそれを用いたコンデンサ基板 | |
JP2004014853A (ja) | 薄膜コンデンサ | |
CN109791840A (zh) | 电子部件 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 201180043631.6 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 11825023 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 2012533951 Country of ref document: JP Kind code of ref document: A |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 11825023 Country of ref document: EP Kind code of ref document: A1 |