WO2008140254A1 - Method of manufacturing semiconductor substrate having gan layer - Google Patents

Method of manufacturing semiconductor substrate having gan layer Download PDF

Info

Publication number
WO2008140254A1
WO2008140254A1 PCT/KR2008/002682 KR2008002682W WO2008140254A1 WO 2008140254 A1 WO2008140254 A1 WO 2008140254A1 KR 2008002682 W KR2008002682 W KR 2008002682W WO 2008140254 A1 WO2008140254 A1 WO 2008140254A1
Authority
WO
WIPO (PCT)
Prior art keywords
gan
thin film
substrate
metal
semiconductor substrate
Prior art date
Application number
PCT/KR2008/002682
Other languages
French (fr)
Inventor
Kwang-Woo Kwon
Ig-Hyeon Kim
Original Assignee
Ninex Co., Ltd.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ninex Co., Ltd. filed Critical Ninex Co., Ltd.
Publication of WO2008140254A1 publication Critical patent/WO2008140254A1/en

Links

Classifications

    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B25/00Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
    • C30B25/02Epitaxial-layer growth
    • C30B25/18Epitaxial-layer growth characterised by the substrate
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/10Inorganic compounds or compositions
    • C30B29/40AIIIBV compounds wherein A is B, Al, Ga, In or Tl and B is N, P, As, Sb or Bi
    • C30B29/403AIII-nitrides
    • C30B29/406Gallium nitride
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • H01L21/02373Group 14 semiconducting materials
    • H01L21/02378Silicon carbide
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • H01L21/02373Group 14 semiconducting materials
    • H01L21/02381Silicon, silicon germanium, germanium
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • H01L21/0242Crystalline insulating materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02538Group 13/15 materials
    • H01L21/0254Nitrides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • H01L21/02617Deposition types
    • H01L21/02636Selective deposition, e.g. simultaneous growth of mono- and non-monocrystalline semiconductor materials
    • H01L21/02639Preparation of substrate for selective deposition
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • H01L21/02617Deposition types
    • H01L21/02636Selective deposition, e.g. simultaneous growth of mono- and non-monocrystalline semiconductor materials
    • H01L21/02647Lateral overgrowth
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/005Processes
    • H01L33/0062Processes for devices with an active region comprising only III-V compounds
    • H01L33/0066Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound
    • H01L33/007Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound comprising nitride compounds

Definitions

  • the present invention relates to a manufacturing process of a gallium nitride (GaN) semiconductor substrate to grow a GaN single crystal thin film on a substrate, and more particularly, to a manufacturing process of a GaN semiconductor substrate capable of growing a GaN single crystal film with a minimized amount of crystal defects on a heterogeneous single crystal substrate.
  • GaN gallium nitride
  • a gallium nitride (GaN) semiconductor film is a material used to manufacture a semiconductor device such as a light-emitting diode (LED) , a light- receiving diode, a field-effect transistor (FET), and the like.
  • the GaN film In order to use the GaN film for the semiconductor device, the GaN film has to be formed to have a single crystal type with a reduced amount of crystal defects.
  • a GaN semiconductor substrate formed by growing GaN on a heterogeneous single crystal substrate as a thin film is generally used.
  • a buffer layer forming technique to an aluminum oxide (Al 2 O 3 ) or silicon carbide (SiC) single crystal substrate that has a different lattice constant from that of the GaN, a GaN single crystal thin film is formed on a single crystal substrate.
  • portions of GaN are covered by a silicon oxide layer or a nitride layer, and GaN to be re- grown on exposed portions of the GaN are re-grown and combined on the silicon oxide layer by lateral growth.
  • a growth mask covers dislocation at a lower portion, so that an amount of dislocation in a thin film can be reduced.
  • the dislocation existing in the exposed GaN cannot be covered but continuously exists when the GaN layer is grown.
  • an exposed GaN that is not covered by a mask is etched to expose a heterogeneous single crystal substrate, and on side walls of the GaN right below the mask, GaN is re- grown to be combined with the GaN on the mask by lateral growth, so that an amount of dislocation can be significantly reduced.
  • the c plane sapphire substrate has a stripe or dot shape having a side surface in a (11-20) direction.
  • the mask having the aforementioned shape is generally patterned by exposure, development, and etching processes using photosensitive polymer.
  • the pendeo-epitaxy is one of methods of enabling GaN growth on a Si single crystal substrate.
  • a Si substrate and GaN have a significant difference between lattice constants and thermal expansion degrees thereof. Therefore, as a thickness of the GaN layer formed on the Si substrate increases, cracks and crystal defects increasingly occur.
  • the Si substrate having a diameter of 300 mm can be produced under a mass production. Therefore, the Si substrate has advantages of productivity and large sizes, and low costs for sizes are needed. Therefore, the inventor proposes a method of manufacturing a GaN thin film having good characteristics by using the Si substrate .
  • the present invention provides a method of manufacturing a gallium nitride (GaN) semiconductor substrate capable of easily growing a GaN thin film with good quality on a heterogeneous single crystal substrate .
  • the present invention also provides a method of manufacturing a GaN semiconductor substrate capable of simplifying a manufacturing process and improving productivity by forming a micro pattern without photolithography.
  • the present invention also provides a method of manufacturing a GaN semiconductor substrate for an economical and productive GaN light-emitting device by forming a GaN film with good quality and a reduced amount of crystal defects on a silicon (Si) substrate.
  • a method of manufacturing a gallium nitride (GaN) semiconductor substrate including steps of: (a) forming a GaN thin film on a substrate; (b) forming a dislocation blocking mask layer on the GaN thin film; (c) forming a metal thin film by depositing a predetermined metal on the dislocation blocking mask layer; (d) converting the metal thin film to metal particles by performing heat treatment at a predetermined temperature; (e) etching and patterning on the dislocation blocking mask layer and the GaN thin film by using the metal particles as a mask; (f) removing the metal particles; and (g) forming a GaN layer by re-growing GaN on a result obtained in the step (f) to form the GaN layer with a reduced amount of crystal defects on the substrate.
  • the substrate is a substrate which is a heterogeneous single crystal substrate and made of one of aluminum oxide (Al 2 O 3 ) , silicon carbide (SiC), and Si.
  • Al 2 O 3 aluminum oxide
  • SiC silicon carbide
  • etching and patterning may be performed on the Si substrate into a predetermined depth in addition to on the dislocation blocking mask layer and the GaN thin film by using the metal particles as a mask.
  • metal of the metal thin film may be one of gold (Au), platinum (Pt), stannum (Sn), silver
  • the metal particles have irregular shapes and distributions, and sides of the metal particles may be less than 1 ⁇ m .
  • sizes of the metal particles are determined by a thickness of the metal thin film, a type of metal, and a heat treatment temperature of the metal. According to a heat treatment atmosphere, oxidation and nitriding may be partially performed.
  • the dislocation blocking mask layer may be a silicon oxide layer or a silicon nitride layer.
  • the GaN semiconductor substrate manufactured in the method may be used for a substrate using a GaN light-emitting diode (LED) or an electric device.
  • LED GaN light-emitting diode
  • GaN gallium nitride
  • GaN thin film growth with a reduced amount of crystal defects can be implemented on a silicon (Si) substrate, so that a light-emitting diode (LED) can be manufactured on the GaN thin film.
  • a GaN semiconductor substrate of a Si substrate which can be used to manufacture a GaN LED can be provided. Therefore, production of the LEDs can be increased by using the Si substrate having a size of greater than 2 inches and therefore costs of the diodes can be reduced.
  • FIGS. Ia to If are cross-sectional views sequentially illustrating a manufacturing process of a gallium nitride (GaN) semiconductor substrate according to an embodiment of the present invention.
  • FIG. 2 is an electron microscope image of a metal thin film which is deposited on a silicon oxide layer and heat-treated to form particles in the manufacturing process of the GaN semiconductor substrate according to the embodiment of the present invention .
  • FIG. 3 is an electron microscope image of a cross- section of the GaN semiconductor substrate on which a flat GaN film is formed according to the embodiment of the present invention.
  • FIG. 4 is a cross-sectional view schematically illustrating a GaN light-emitting diode (LED) device formed on a GaN semiconductor substrate according to the embodiment of the present invention.
  • LED light-emitting diode
  • FIGS. 5a to 5f are cross-sectional views sequentially illustrating a manufacturing process of a GaN semiconductor substrate according to another embodiment .
  • FIG. 6 is a cross-sectional view schematically illustrating a GaN LED device manufactured on the GaN semiconductor substrate according to the embodiment of the present invention.
  • FIGS. Ia to If are cross- sectional views sequentially illustrating the manufacturing process of the GaN semiconductor substrate according to an embodiment of the present invention .
  • a GaN thin film 110 is grown to have a predetermined thickness on a heterogeneous single crystal substrate 100.
  • the heterogeneous single crystal substrate 100 is a substrate made of aluminum oxide (AI 2 O3) or silicon carbide (SiC), and the GaN thin film is grown on the substrate 100 by using a general metal organic chemical vapor deposition (MOCVD) .
  • the thickness of the grown GaN thin film 110 may be 200 nm or more or less.
  • the grown GaN thin film 110 may be or may not be doped, and the GaN thin film may include materials such as aluminum (Al) or indium
  • dislocation mask layer 120 is formed on the GaN thin film 110.
  • the dislocation blocking mask layer 120 is formed by depositing a silicon oxide layer or a silicon nitride layer.
  • the silicon oxide layer is exemplified in the following description.
  • a thickness of the dislocation blocking mask layer 120 may range from several ⁇ m to tens of nm. In order to re-grow the GaN in the following operations, the thickness may be 200 nm.
  • a metal thin film 130 is formed on the dislocation blocking mask layer 120.
  • stannum (Sn), In, zinc (Zn), silver (Ag) having relatively low melting points or gold (Au) and platinum (Pt) that readily form particles may be used.
  • the metal thin film may be made of one of Au, Pt, Sn, Ag, Zn, and In.
  • the thickness of the metal thin film is determined according to the needed size of the metal particle.
  • the metal thin film 130 is heat-treated at a predetermined temperature to form metal particles 132.
  • sizes of the metal particles generated by heat-treating the metal thin film 130 increase. Therefore, by controlling the thickness of the metal thin film 130, the sizes of the metal particles 132 can be controlled.
  • the heat-treatment performed on the metal thin film is
  • the sizes of the particles can be controlled.
  • the metal particles have irregular shapes and distributions, and a size of a metal particle may be smaller than 1 ⁇ m .
  • the size of the metal particle depends on the thickness of the metal thin film, a type of the metal, and the heat-treatment temperature .
  • etching is performed on the dislocation blocking mask layer 120, that is, the silicon oxide layer, to pattern the dislocation blocking mask layer 120 by using the metal particles 132 as a mask.
  • the etching method may be a dry etching.
  • an etching rate of the silicon oxide layer for the metal particles 132 is high, so that etching the silicon oxide layer to expose the GaN thin film 110 under the silicon oxide layer can be performed.
  • etching is performed on the exposed GaN thin film 110 to pattern the GaN thin film 110.
  • the patterned silicon oxide layer that is the dislocation blocking mask layer 122 in addition to the metal particles 132 serve as masks for the etching of the GaN thin film 110.
  • portions of the GaN thin film under the patterned silicon oxide layer that is the dislocation blocking mask layer 122 are not removed but portions of the exposed GaN thin film without the silicon oxide layer are removed.
  • reactive plasma gas mainly including chlorine CI 2 and boron trichloride BCl 3 is used to perform the etching on the GaN thin film 110, an enough etching speed to perform the etching on the silicon oxide layer can be implemented.
  • the etching can be performed until the lower substrate is exposed.
  • the thickness of the GaN thin film to be etched the thickness of the silicon oxide layer that is to serve as masks is controlled.
  • wet etching is performed on the remaining metal particles 132.
  • an etchant according to strong acid or metal is used. The etchant removes the metal particles but does not remove the silicon oxide layer.
  • FIG. 3 is an electron microscope image of a cross- section of the GaN semiconductor substrate on which a flat GaN film is formed by re-growing the GaN on the substrate according to the embodiment of the present invention.
  • FIG. 4 is a cross-sectional view of a light-emitting diode (LED) device 40 formed on a GaN film 410 grown on a sapphire substrate 400 according to the embodiment of the present invention.
  • LED light-emitting diode
  • the LED device 40 formed on the GaN film 410 has a GaN thin film having an active layer 430 with a multiple quantum well structure between an n-GaN layer 420 and a p-GaN layer 440. A portion of the GaN thin film is removed to expose the n-GaN layer 420. On a surface of the remaining p-GaN layer 440, a transparent electrode 450 is formed, and negative and positive electrodes 422 and 452 are formed on the exposed n-GaN layer 420 and the transparent electrode 450, respectively.
  • FIGS. 5a to 5f are cross-sectional views sequentially illustrating operations of manufacturing the GaN semiconductor substrate according to the current embodiment.
  • the method of manufacturing the GaN semiconductor substrate according to the embodiment of the present invention relates to a method of forming a GaN film having a reduced amount of crystal defects on a Si substrate .
  • operations (a) and (b) of FIG. 5 are the same as in the manufacturing method according to the aforementioned embodiment.
  • a dislocation blocking mask layer 520 is formed thereon.
  • a metal thin film 530 is formed by depositing a metal on the dislocation blocking mask layer 520, and heat-treatment is performed to enable the metal thin film to form metal particles 532.
  • etching is performed on the dislocation blocking mask layer 520 by using the metal particles as a mask to form a pattern having random circles having a radius of less than 1 [M. Thereafter, by using the metal particles and the patterned oxide particles as a mask, etching is performed on the GaN thin film 510.
  • portions of the Si substrate 500 are removed into a predetermined depth dl so that GaN with much defects which is re-grown on the exposed Si substrate during re-growth of the GaN thin film in the following operations can be blocked by GaN without defects which is re-grown on side walls of the GaN 512 below the mask particles 522.
  • wet-etching is performed to remove the metal particles, and the GaN is re-grown by using the patterned GaN thin film 512 as a seed to form a GaN film 540 with a reduced amount of crystal defects on the Si substrate 502 of which the portions are removed.
  • the GaN meets the GaN on the other side by lateral growth so that pores 550 are formed at a lower portion of the GaN film 540.
  • FIG. 6 is a cross-sectional view illustrating a GaN LED device manufactured by applying a semiconductor substrate having a GaN film 610 grown on a Si substrate 600 according to the embodiment of the present invention.
  • an LED 60 formed on the GaN film 610 grown on the Si substrate 600 that is a conductive substrate according to the current embodiment has a construction in which an active layer 630 having a multiple quantum well structure is formed between an n-GaN layer 620 and a p-GaN layer 640.
  • a negative electrode 662 is formed at a bottom surface of the Si substrate 600 by using conductivity of the Si substrate 600, and a positive electrode 652 is formed on a transparent electrode 650 formed on a surface of the p-GaN layer 640.
  • the GaN substrate manufactured by using the aforementioned manufacturing method includes a semiconductor substrate, a first GaN thin film formed on a surface of the semiconductor substrate, a number of pores formed at the center portion of the first GaN thin film or at an area where the first GaN thin film and the semiconductor substrate meet each other, a dislocation blocking mask layer formed and patterned on a surface of the first GaN thin film, a second GaN layer formed by single- crystal-growing GaN by using the surface of the first GaN thin film exposed by patterning the dislocation blocking mask layer as a seed.
  • the semiconductor substrate may be made of AI 2 O 3 or SiC.
  • the dislocation blocking mask layer may be finally formed in operations of depositing a predetermined metal on the dislocation blocking mask layer to form a metal thin film, performing heat treatment on the metal thin film to form metal particles, performing etching and patterning on the dislocation blocking mask layer and the first GaN thin film by using the formed metal particles as a mask, and removing the metal particles.
  • a type of the metal particles, a temperature of the heat-treatment, the sizes of the metal particles may be changed.
  • the method of manufacturing the semiconductor substrate according to the present invention enables gallium nitride (GaN) thin film growth on the silicon (Si) substrate with a reduced amount of crystal defects.
  • GaN gallium nitride
  • Si silicon
  • LED can be formed on the GaN thin film manufactured according to the present invention.
  • the GaN semiconductor substrate having the Si substrate which can be used to manufacture the GaN LED can be provided according to the present invention, so that production of the LEDs can be increased by using the Si substrates having sizes of two or more inches.

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Materials Engineering (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Led Devices (AREA)

Abstract

The present invention relates to a method of manufacturing a gallium nitride (GaN) semiconductor substrate capable of forming a GaN film with a reduced amount of crystal defects on a heterogeneous singe crystal substrate. The method includes steps of : forming a GaN thin film, a dislocation blocking mask layer, and a metal thin film on a heterogeneous single crystal substrate; performing heat treatment on the metal thin film to form metal particles; performing etching and patterning on the dislocation blocking mask layer and the GaN thin film by using the metal particles as a mask; and forming a GaN film with a reduced amount of crystal defects on the heterogeneous single crystal substrate by re-growing GaN using the patterned GaN thin film as a seed. Accordingly, micro patterns can be formed without additional photolithography, and the GaN film with a reduced amount of crystal defects can be formed by using the patterns, so that the GaN semiconductor substrate having the GaN film with good quality can be easily formed at lower costs. ^x

Description

[DESCRIPTION]
[invention Title]
METHOD OF MANUFACTURING SEMICONDUCTOR SUBSTRATE HAVING GaN LAYER [Technical Field]
The present invention relates to a manufacturing process of a gallium nitride (GaN) semiconductor substrate to grow a GaN single crystal thin film on a substrate, and more particularly, to a manufacturing process of a GaN semiconductor substrate capable of growing a GaN single crystal film with a minimized amount of crystal defects on a heterogeneous single crystal substrate. [Background Art] A gallium nitride (GaN) semiconductor film is a material used to manufacture a semiconductor device such as a light-emitting diode (LED) , a light- receiving diode, a field-effect transistor (FET), and the like. In order to use the GaN film for the semiconductor device, the GaN film has to be formed to have a single crystal type with a reduced amount of crystal defects. However, since there is no method of growing a GaN single crystal substrate at reasonable costs yet, a GaN semiconductor substrate formed by growing GaN on a heterogeneous single crystal substrate as a thin film is generally used. However, since there is no single crystal substrate having a material having the same lattice constant as that of the GaN, by applying a buffer layer forming technique to an aluminum oxide (Al2O3) or silicon carbide (SiC) single crystal substrate that has a different lattice constant from that of the GaN, a GaN single crystal thin film is formed on a single crystal substrate. However, due to a difference between the lattice constants, crystal defects are naturally formed in the GaN thin film. Particularly, threading dislocation has bad affects on characteristics and life spans of devices. In order to reduce the crystal defects, epitaxial lateral overgrowth (ELO) and pendeo-epitaxy have been used.
In the ELO, portions of GaN are covered by a silicon oxide layer or a nitride layer, and GaN to be re- grown on exposed portions of the GaN are re-grown and combined on the silicon oxide layer by lateral growth. In the aforementioned ELO, a growth mask covers dislocation at a lower portion, so that an amount of dislocation in a thin film can be reduced. However, the dislocation existing in the exposed GaN cannot be covered but continuously exists when the GaN layer is grown. In the pendeo-epitaxy developed to solve the disadvantages, an exposed GaN that is not covered by a mask is etched to expose a heterogeneous single crystal substrate, and on side walls of the GaN right below the mask, GaN is re- grown to be combined with the GaN on the mask by lateral growth, so that an amount of dislocation can be significantly reduced. In a case where a c plane sapphire substrate is used for the mask used in the ELO and the pendeo-epitaxy, the c plane sapphire substrate has a stripe or dot shape having a side surface in a (11-20) direction. In addition, the mask having the aforementioned shape is generally patterned by exposure, development, and etching processes using photosensitive polymer. However, there is a problem in the conventional pendeo-epitaxy that as a width of the mask increases, a flat GaN layer cannot be easily obtained. Due to characteristics of the lateral growth of the GaN thin film, growing edge portions have crystallizability in a declined direction. When the GaN is grown by lateral growth on the mask in this state and combined with other GaN, due to the crystallizability, a flat thin film cannot be formed but unevenness is formed, and other defects occur at areas where GaN and GaN meet each other. Moreover, in order to cover the upper portion of the mask with GaN, GaN having a thickness greater than an existing thickness is needed.
In another research study, in order to solve the aforementioned problems, after a pendeo-epitaxy structure is formed, a mask is removed, and GaN is grown. However, since no mask is used, dislocation cannot be blocked from a seed GaN but continuously exists, and this affects performance of a device. This problem can be solved by forming a mask pattern with a narrow width, and for this, the pattern may be in a range smaller than 1 μm . In order to form the micro pattern, an expensive development mask and an exposure unit are needed. However, in order to reduce the width of the mask to be less than 0.5 μm by using the pattern using the micro mask, manufacturing costs increase.
The pendeo-epitaxy is one of methods of enabling GaN growth on a Si single crystal substrate. In general, a Si substrate and GaN have a significant difference between lattice constants and thermal expansion degrees thereof. Therefore, as a thickness of the GaN layer formed on the Si substrate increases, cracks and crystal defects increasingly occur. However, unlike other substrates, the Si substrate having a diameter of 300 mm can be produced under a mass production. Therefore, the Si substrate has advantages of productivity and large sizes, and low costs for sizes are needed. Therefore, the inventor proposes a method of manufacturing a GaN thin film having good characteristics by using the Si substrate . [Disclosure] [Technical Problem] The present invention provides a method of manufacturing a gallium nitride (GaN) semiconductor substrate capable of easily growing a GaN thin film with good quality on a heterogeneous single crystal substrate . The present invention also provides a method of manufacturing a GaN semiconductor substrate capable of simplifying a manufacturing process and improving productivity by forming a micro pattern without photolithography. The present invention also provides a method of manufacturing a GaN semiconductor substrate for an economical and productive GaN light-emitting device by forming a GaN film with good quality and a reduced amount of crystal defects on a silicon (Si) substrate.
[Technical Solution]
According to an aspect of the present invention, there is provided a method of manufacturing a gallium nitride (GaN) semiconductor substrate, including steps of: (a) forming a GaN thin film on a substrate; (b) forming a dislocation blocking mask layer on the GaN thin film; (c) forming a metal thin film by depositing a predetermined metal on the dislocation blocking mask layer; (d) converting the metal thin film to metal particles by performing heat treatment at a predetermined temperature; (e) etching and patterning on the dislocation blocking mask layer and the GaN thin film by using the metal particles as a mask; (f) removing the metal particles; and (g) forming a GaN layer by re-growing GaN on a result obtained in the step (f) to form the GaN layer with a reduced amount of crystal defects on the substrate. In the above aspect of the present invention, the substrate is a substrate which is a heterogeneous single crystal substrate and made of one of aluminum oxide (Al2O3) , silicon carbide (SiC), and Si. In a case where the substrate is the Si substrate, in the step (e) , etching and patterning may be performed on the Si substrate into a predetermined depth in addition to on the dislocation blocking mask layer and the GaN thin film by using the metal particles as a mask. In addition, metal of the metal thin film may be one of gold (Au), platinum (Pt), stannum (Sn), silver
(Ag), zinc (Zn), and indium (In). In addition, the metal particles have irregular shapes and distributions, and sides of the metal particles may be less than 1 μm . In addition, sizes of the metal particles are determined by a thickness of the metal thin film, a type of metal, and a heat treatment temperature of the metal. According to a heat treatment atmosphere, oxidation and nitriding may be partially performed.
In addition, the dislocation blocking mask layer may be a silicon oxide layer or a silicon nitride layer. In addition, the GaN semiconductor substrate manufactured in the method may be used for a substrate using a GaN light-emitting diode (LED) or an electric device.
[Advantageous Effects]
According to the present invention, by improving pendeo-epitaxy, a gallium nitride (GaN) thin film with a reduced amount of crystal defects can be formed on a heterogeneous single crystal substrate easily at lower costs.
Particularly, according to the present invention, GaN thin film growth with a reduced amount of crystal defects can be implemented on a silicon (Si) substrate, so that a light-emitting diode (LED) can be manufactured on the GaN thin film. As described above, according to the present invention, a GaN semiconductor substrate of a Si substrate which can be used to manufacture a GaN LED can be provided. Therefore, production of the LEDs can be increased by using the Si substrate having a size of greater than 2 inches and therefore costs of the diodes can be reduced.
[Description of Drawings]
FIGS. Ia to If are cross-sectional views sequentially illustrating a manufacturing process of a gallium nitride (GaN) semiconductor substrate according to an embodiment of the present invention. FIG. 2 is an electron microscope image of a metal thin film which is deposited on a silicon oxide layer and heat-treated to form particles in the manufacturing process of the GaN semiconductor substrate according to the embodiment of the present invention .
FIG. 3 is an electron microscope image of a cross- section of the GaN semiconductor substrate on which a flat GaN film is formed according to the embodiment of the present invention.
FIG. 4 is a cross-sectional view schematically illustrating a GaN light-emitting diode (LED) device formed on a GaN semiconductor substrate according to the embodiment of the present invention.
FIGS. 5a to 5f are cross-sectional views sequentially illustrating a manufacturing process of a GaN semiconductor substrate according to another embodiment . FIG. 6 is a cross-sectional view schematically illustrating a GaN LED device manufactured on the GaN semiconductor substrate according to the embodiment of the present invention. [Best Mode] Hereinafter, a manufacturing process of a gallium nitride (GaN) semiconductor substrate according to exemplary embodiments of the present invention will be described in detail with reference to the attached drawings. FIGS. Ia to If are cross- sectional views sequentially illustrating the manufacturing process of the GaN semiconductor substrate according to an embodiment of the present invention . First, referring to FIG. Ia, a GaN thin film 110 is grown to have a predetermined thickness on a heterogeneous single crystal substrate 100. The heterogeneous single crystal substrate 100 is a substrate made of aluminum oxide (AI2O3) or silicon carbide (SiC), and the GaN thin film is grown on the substrate 100 by using a general metal organic chemical vapor deposition (MOCVD) . The thickness of the grown GaN thin film 110 may be 200 nm or more or less. In addition, the grown GaN thin film 110 may be or may not be doped, and the GaN thin film may include materials such as aluminum (Al) or indium
(In). Next, dislocation mask layer 120 is formed on the GaN thin film 110.
The dislocation blocking mask layer 120 is formed by depositing a silicon oxide layer or a silicon nitride layer. The silicon oxide layer is exemplified in the following description. A thickness of the dislocation blocking mask layer 120 may range from several μm to tens of nm. In order to re-grow the GaN in the following operations, the thickness may be 200 nm. Next, a metal thin film 130 is formed on the dislocation blocking mask layer 120. Here, as a metal used for the metal thin film 130, stannum (Sn), In, zinc (Zn), silver (Ag) having relatively low melting points or gold (Au) and platinum (Pt) that readily form particles may be used. As described above, the metal thin film may be made of one of Au, Pt, Sn, Ag, Zn, and In. In addition, since a size of a metal particle formed in the following operations depends on a thickness of the metal thin film, the thickness of the metal thin film is determined according to the needed size of the metal particle. Next, referring to FIG. Ib, the metal thin film 130 is heat-treated at a predetermined temperature to form metal particles 132. Here, as the thickness of the metal thin film 130 increases, sizes of the metal particles generated by heat-treating the metal thin film 130 increase. Therefore, by controlling the thickness of the metal thin film 130, the sizes of the metal particles 132 can be controlled. The heat-treatment performed on the metal thin film is
performed at a temperature of hundreds of 0C in the
nitrogen or oxygen atmosphere. Similarly, by controlling the heat-treatment temperature and time, the sizes of the particles can be controlled. The metal particles have irregular shapes and distributions, and a size of a metal particle may be smaller than 1 μm . The size of the metal particle depends on the thickness of the metal thin film, a type of the metal, and the heat-treatment temperature . Next, referring to FIG. Ic, etching is performed on the dislocation blocking mask layer 120, that is, the silicon oxide layer, to pattern the dislocation blocking mask layer 120 by using the metal particles 132 as a mask. Here, the etching method may be a dry etching. Particularly, in a case where reactive plasma gas including floride components is used in the etching operation, an etching rate of the silicon oxide layer for the metal particles 132 is high, so that etching the silicon oxide layer to expose the GaN thin film 110 under the silicon oxide layer can be performed.
Referring to FIG. Id, etching is performed on the exposed GaN thin film 110 to pattern the GaN thin film 110. Here, the patterned silicon oxide layer that is the dislocation blocking mask layer 122 in addition to the metal particles 132 serve as masks for the etching of the GaN thin film 110. As a result, portions of the GaN thin film under the patterned silicon oxide layer that is the dislocation blocking mask layer 122 are not removed but portions of the exposed GaN thin film without the silicon oxide layer are removed. In a case where reactive plasma gas mainly including chlorine CI2 and boron trichloride BCl3 is used to perform the etching on the GaN thin film 110, an enough etching speed to perform the etching on the silicon oxide layer can be implemented. Therefore, the etching can be performed until the lower substrate is exposed. In addition, according to the thickness of the GaN thin film to be etched, the thickness of the silicon oxide layer that is to serve as masks is controlled. Next, referring to FIG. Ie, after etching and patterning the GaN thin film, wet etching is performed on the remaining metal particles 132. In order to perform the etching on the metal particles 132, an etchant according to strong acid or metal is used. The etchant removes the metal particles but does not remove the silicon oxide layer. The metal particles are immersed in the etchant for a predetermined time to be removed, and the remaining substrate is cleaned by deionized water and the water is drained to form a substrate on which GaN is to be re-grown. Next, referring to FIG. If, on the substrate on which the dislocation blocking mask layer 122 and the GaN thin film 122 are patterned, GaN is re-grown using the patterned GaN thin film 122 as a seed to form a GaN film 140 with good quality. FIG. 3 is an electron microscope image of a cross- section of the GaN semiconductor substrate on which a flat GaN film is formed by re-growing the GaN on the substrate according to the embodiment of the present invention. Referring to FIGS. 3 and If, on side walls of the GaN thin film 112 right below the patterned silicon oxide layer 122, GaN is re-grown. In this case, due to characteristics of growth, GaN meets the GaN on the other side by high speed lateral growth so that pores 150 are formed at a lower portion of the GaN film 140. The combined GaN is continuously grown to cover the entire upper portion of the silicon oxide layer and form the flat GaN film 140. FIG. 4 is a cross-sectional view of a light-emitting diode (LED) device 40 formed on a GaN film 410 grown on a sapphire substrate 400 according to the embodiment of the present invention. Referring to FIG. 4, the LED device 40 formed on the GaN film 410 has a GaN thin film having an active layer 430 with a multiple quantum well structure between an n-GaN layer 420 and a p-GaN layer 440. A portion of the GaN thin film is removed to expose the n-GaN layer 420. On a surface of the remaining p-GaN layer 440, a transparent electrode 450 is formed, and negative and positive electrodes 422 and 452 are formed on the exposed n-GaN layer 420 and the transparent electrode 450, respectively.
[Mode for Invention] Hereinafter, a method of manufacturing a GaN semiconductor substrate according to another embodiment of the present invention will be described with reference to FIG. 5. FIGS. 5a to 5f are cross-sectional views sequentially illustrating operations of manufacturing the GaN semiconductor substrate according to the current embodiment. The method of manufacturing the GaN semiconductor substrate according to the embodiment of the present invention relates to a method of forming a GaN film having a reduced amount of crystal defects on a Si substrate .
Referring to FIG. 5, operations (a) and (b) of FIG. 5 are the same as in the manufacturing method according to the aforementioned embodiment. After growing the GaN thin film 510 on the Si substrate 500 so as not to generate cracks using a general method, a dislocation blocking mask layer 520 is formed thereon. Next, a metal thin film 530 is formed by depositing a metal on the dislocation blocking mask layer 520, and heat-treatment is performed to enable the metal thin film to form metal particles 532.
Next, referring to FIGS. 5c and 5d, etching is performed on the dislocation blocking mask layer 520 by using the metal particles as a mask to form a pattern having random circles having a radius of less than 1 [M. Thereafter, by using the metal particles and the patterned oxide particles as a mask, etching is performed on the GaN thin film 510. Here, portions of the Si substrate 500 are removed into a predetermined depth dl so that GaN with much defects which is re-grown on the exposed Si substrate during re-growth of the GaN thin film in the following operations can be blocked by GaN without defects which is re-grown on side walls of the GaN 512 below the mask particles 522. Next, referring to FIGS. 5e and 5f, wet-etching is performed to remove the metal particles, and the GaN is re-grown by using the patterned GaN thin film 512 as a seed to form a GaN film 540 with a reduced amount of crystal defects on the Si substrate 502 of which the portions are removed. Here, the GaN meets the GaN on the other side by lateral growth so that pores 550 are formed at a lower portion of the GaN film 540.
FIG. 6 is a cross-sectional view illustrating a GaN LED device manufactured by applying a semiconductor substrate having a GaN film 610 grown on a Si substrate 600 according to the embodiment of the present invention. Referring to FIG. 6, an LED 60 formed on the GaN film 610 grown on the Si substrate 600 that is a conductive substrate according to the current embodiment has a construction in which an active layer 630 having a multiple quantum well structure is formed between an n-GaN layer 620 and a p-GaN layer 640. A negative electrode 662 is formed at a bottom surface of the Si substrate 600 by using conductivity of the Si substrate 600, and a positive electrode 652 is formed on a transparent electrode 650 formed on a surface of the p-GaN layer 640. In addition, in the LED formed on the Si substrate, due to a low reflectance of the Si substrate, a large portion of light produced by the active layer is absorbed by the Si substrate, so that a reflective layer may be formed on a lower portion of the n-GaN layer 620. The reflective layer may apply a Bragg reflector formed by repeatedly growing an AlxGai_xN (X=Ol) /GaN thin film.
The GaN substrate manufactured by using the aforementioned manufacturing method includes a semiconductor substrate, a first GaN thin film formed on a surface of the semiconductor substrate, a number of pores formed at the center portion of the first GaN thin film or at an area where the first GaN thin film and the semiconductor substrate meet each other, a dislocation blocking mask layer formed and patterned on a surface of the first GaN thin film, a second GaN layer formed by single- crystal-growing GaN by using the surface of the first GaN thin film exposed by patterning the dislocation blocking mask layer as a seed. The semiconductor substrate may be made of AI2O3 or SiC.
The dislocation blocking mask layer may be finally formed in operations of depositing a predetermined metal on the dislocation blocking mask layer to form a metal thin film, performing heat treatment on the metal thin film to form metal particles, performing etching and patterning on the dislocation blocking mask layer and the first GaN thin film by using the formed metal particles as a mask, and removing the metal particles. While the present invention has been particularly shown and described with reference to exemplary embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the spirit and scope of the present invention as defined by the appended claims. For example, according to the embodiment of the present invention, so as not to generate crystal defects on the re- grown GaN film, a type of the metal particles, a temperature of the heat-treatment, the sizes of the metal particles may be changed.
[industrial Applicability]
The method of manufacturing the semiconductor substrate according to the present invention enables gallium nitride (GaN) thin film growth on the silicon (Si) substrate with a reduced amount of crystal defects. In addition, a light-emitting diode
(LED) can be formed on the GaN thin film manufactured according to the present invention. As described above, the GaN semiconductor substrate having the Si substrate which can be used to manufacture the GaN LED can be provided according to the present invention, so that production of the LEDs can be increased by using the Si substrates having sizes of two or more inches.

Claims

[CLAIMS]
[Claim l]
A method of manufacturing a gallium nitride (GaN) semiconductor substrate, comprising steps of: (a) forming a GaN thin film on a substrate;
(b) forming a dislocation blocking mask layer on the GaN thin film;
(c) forming a metal thin film by depositing a predetermined metal on the dislocation blocking mask layer;
(d) converting the metal thin film to metal particles by performing heat treatment at a predetermined temperature;
(e) etching and patterning on the dislocation blocking mask layer and the GaN thin film by using the metal particles as a mask;
(f) removing the metal particles; and
(g) forming a GaN layer by re-growing GaN on a result obtained in the step (f) to form the GaN layer with a reduced amount of crystal defects on the substrate.
[Claim 2]
The method of claim 1, wherein the substrate is a substrate made of aluminum oxide (AI2O3) or silicon carbide (SiC) .
[Claim 3]
The method of claim 1, wherein the substrate is a Si substrate, and wherein in the step (e) , etching and patterning are performed on the Si substrate into a predetermined depth in addition to on the dislocation blocking mask layer and the GaN thin film by using the metal particles as a mask.
[Claim 4]
The method of claim 1, wherein metal of the metal thin film is one of gold (Au), platinum (Pt), stannum (Sn), silver (Ag), zinc (Zn), and indium (In) .
[Claim 5]
The method of claim 1, wherein the metal particles have irregular shapes and distributions, and sides of the metal particles are less than 1 jim.
[Claim 6] The method of claim 1, wherein the dislocation blocking mask layer is a silicon oxide layer or a silicon nitride layer.
[Claim 7] The method of claim 1, wherein sizes of the metal particles are determined by a thickness of the metal thin film, a type of metal, and a heat treatment temperature of the metal.
[Claim 8] A GaN semiconductor substrate comprising: a semiconductor substrate; a first GaN thin film formed on a surface of the semiconductor substrate; a number of pores formed at the center portion of the first GaN thin film or at an area where the first GaN thin film and the semiconductor substrate meet each other; a dislocation blocking mask layer formed and patterned on a surface of the first GaN thin film; and a second GaN layer formed by single-crystal-growing GaN by using the surface of the first GaN thin film exposed by patterning the dislocation blocking mask layer as a seed. [Claim 9]
The GaN semiconductor substrate of claim 8, wherein the semiconductor substrate is a substrate made of Al2O3 or SiC. [Claim lθ] The GaN semiconductor substrate of claim 8, wherein the dislocation blocking mask layer is finally formed in operations of depositing a predetermined metal on the dislocation blocking mask layer to form a metal thin film, performing heat treatment on the metal thin film to form metal particles, performing etching and patterning on the dislocation blocking mask layer and the first GaN thin film by using the formed metal particles as a mask, and removing the metal particles.
PCT/KR2008/002682 2007-05-14 2008-05-14 Method of manufacturing semiconductor substrate having gan layer WO2008140254A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR10-2007-0046723 2007-05-14
KR20070046723A KR100878512B1 (en) 2007-05-14 2007-05-14 Method of manufacturing semiconductor substrate having GaN layer

Publications (1)

Publication Number Publication Date
WO2008140254A1 true WO2008140254A1 (en) 2008-11-20

Family

ID=40002396

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/KR2008/002682 WO2008140254A1 (en) 2007-05-14 2008-05-14 Method of manufacturing semiconductor substrate having gan layer

Country Status (2)

Country Link
KR (1) KR100878512B1 (en)
WO (1) WO2008140254A1 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012142473A (en) * 2011-01-05 2012-07-26 Shogen Koden Kofun Yugenkoshi Photoelectric element and method of manufacturing the same
CN103614769A (en) * 2013-10-25 2014-03-05 中国电子科技集团公司第五十五研究所 Gallium nitride homoepitaxy method based on in situ etching
CN103647008A (en) * 2013-12-31 2014-03-19 中国科学院半导体研究所 Method for growing semi-polarity GaN (gallium nitride) thick film
CN104078335A (en) * 2014-06-30 2014-10-01 中国科学院上海微***与信息技术研究所 Composite seed crystal template and method for growing GaN single crystals through HVPE
US9171810B2 (en) * 2013-11-21 2015-10-27 Nxp B.V. Electronic device incorporating a randomized interconnection layer having a randomized conduction pattern

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI419367B (en) 2010-12-02 2013-12-11 Epistar Corp Optoelectronic device and method for manufacturing the same
KR101643213B1 (en) * 2010-12-23 2016-08-10 에피스타 코포레이션 Optoelectronic device and method for manufacturing the same
KR101286771B1 (en) * 2011-08-22 2013-07-16 고려대학교 산학협력단 OLED and manufacturing method of the same
KR101373398B1 (en) * 2012-04-18 2014-04-29 서울바이오시스 주식회사 Method for preparing high efficiency Light Emitting Diode thereof
KR101448870B1 (en) * 2012-11-28 2014-10-13 한국기계연구원 Method for fabricating nano/micro hybrid structure

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060046511A1 (en) * 2002-06-28 2006-03-02 Masatomo Shibata Porous substrate and its manufacturing method, and gan semiconductor multilayer substrate and its manufacturing method
US20060151797A1 (en) * 2005-01-07 2006-07-13 Park Sung-Soo Wafer structure and epitaxial growth method for growing the same
US20060154451A1 (en) * 2005-01-07 2006-07-13 Samsung Corning Co., Ltd. Epitaxial growth method

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060046511A1 (en) * 2002-06-28 2006-03-02 Masatomo Shibata Porous substrate and its manufacturing method, and gan semiconductor multilayer substrate and its manufacturing method
US20060151797A1 (en) * 2005-01-07 2006-07-13 Park Sung-Soo Wafer structure and epitaxial growth method for growing the same
US20060154451A1 (en) * 2005-01-07 2006-07-13 Samsung Corning Co., Ltd. Epitaxial growth method

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012142473A (en) * 2011-01-05 2012-07-26 Shogen Koden Kofun Yugenkoshi Photoelectric element and method of manufacturing the same
CN103614769A (en) * 2013-10-25 2014-03-05 中国电子科技集团公司第五十五研究所 Gallium nitride homoepitaxy method based on in situ etching
CN103614769B (en) * 2013-10-25 2016-03-16 中国电子科技集团公司第五十五研究所 A kind of Gallium nitride homoepitaxy method based on original position etching
US9171810B2 (en) * 2013-11-21 2015-10-27 Nxp B.V. Electronic device incorporating a randomized interconnection layer having a randomized conduction pattern
CN103647008A (en) * 2013-12-31 2014-03-19 中国科学院半导体研究所 Method for growing semi-polarity GaN (gallium nitride) thick film
CN104078335A (en) * 2014-06-30 2014-10-01 中国科学院上海微***与信息技术研究所 Composite seed crystal template and method for growing GaN single crystals through HVPE

Also Published As

Publication number Publication date
KR100878512B1 (en) 2009-01-13
KR20080100706A (en) 2008-11-19

Similar Documents

Publication Publication Date Title
WO2008140254A1 (en) Method of manufacturing semiconductor substrate having gan layer
JP5180050B2 (en) Manufacturing method of semiconductor device
JP5187610B2 (en) Nitride semiconductor wafer or nitride semiconductor device and manufacturing method thereof
TWI463558B (en) Solid state lighting devices and associated methods of manufacturing
US6844569B1 (en) Fabrication method of nitride-based semiconductors and nitride-based semiconductor fabricated thereby
JP5199057B2 (en) Semiconductor device manufacturing method, stacked structure manufacturing method, semiconductor wafer, and stacked structure.
US8709845B2 (en) Solid state lighting devices with cellular arrays and associated methods of manufacturing
EP2287924B1 (en) Substrate structure and method of manufacturing the same
KR100956499B1 (en) Compound semiconductor substrate having metal layer, method for manufacturing the same, and compound semiconductor device using the same
US8435820B2 (en) Patterned substrate for hetero-epitaxial growth of group-III nitride film
US20080149952A1 (en) Semiconductor Light Emitting Device and Method For Manufacturing the Same
JP4471726B2 (en) Method for producing single crystal sapphire substrate
JP5706919B2 (en) Manufacturing method of semiconductor substrate
TWI440073B (en) Method for fabricating circuit structure
JP2008047861A (en) Vertical-structure gallium nitride light-emitting diode device and its manufacturing method
WO2010059131A1 (en) Method of at least partially releasing an epitaxial layer
KR20120079392A (en) A method for manufacturing semiconductor light emitting device
JP5237780B2 (en) Manufacturing method of semiconductor light emitting device
JP2006261659A (en) Manufacturing method for semiconductor light emitting device
KR20180069403A (en) Manufacturing method of ganllium nitride substrate
JP2005183997A (en) Nitride semiconductor template for light emitting element and its manufacturing method
US9006084B2 (en) Method of preparing semiconductor layer including cavities
KR101142082B1 (en) Nitride semiconductor substrate and manufacturing method thereof, and nitride semiconductor device using it
US20160133792A1 (en) Semiconductor substrate and method of fabricating the same
JP5647497B2 (en) Semiconductor substrate, manufacturing method thereof, semiconductor device and manufacturing method thereof

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 08753478

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 08753478

Country of ref document: EP

Kind code of ref document: A1