WO2008053535A1 - Circuit de compensation de distorsion - Google Patents
Circuit de compensation de distorsion Download PDFInfo
- Publication number
- WO2008053535A1 WO2008053535A1 PCT/JP2006/321770 JP2006321770W WO2008053535A1 WO 2008053535 A1 WO2008053535 A1 WO 2008053535A1 JP 2006321770 W JP2006321770 W JP 2006321770W WO 2008053535 A1 WO2008053535 A1 WO 2008053535A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- signal
- burst
- distortion
- envelope
- memory effect
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/32—Modifications of amplifiers to reduce non-linear distortion
- H03F1/3241—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits
- H03F1/3247—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits using feedback acting on predistortion circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/32—Modifications of amplifiers to reduce non-linear distortion
- H03F1/3241—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits
- H03F1/3294—Acting on the real and imaginary components of the input signal
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/468—Indexing scheme relating to amplifiers the temperature being sensed
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2201/00—Indexing scheme relating to details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements covered by H03F1/00
- H03F2201/32—Indexing scheme relating to modifications of amplifiers to reduce non-linear distortion
- H03F2201/3224—Predistortion being done for compensating memory effects
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2201/00—Indexing scheme relating to details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements covered by H03F1/00
- H03F2201/32—Indexing scheme relating to modifications of amplifiers to reduce non-linear distortion
- H03F2201/3233—Adaptive predistortion using lookup table, e.g. memory, RAM, ROM, LUT, to generate the predistortion
Definitions
- the present invention relates to a distortion compensation circuit that performs distortion compensation of a transmission signal by a predistortion method.
- the table value of the predistortion coefficient for compensating the distortion component of the envelope signal is corrected by the envelope signal one sample before detected by the delay circuit (that is, hysteresis compensation of the envelope signal is performed).
- Patent Document 1 JP 2004-336750 A Patent Document 2: JP-A-2005-101908
- a transmission signal of a mobile phone or the like is output as a burst signal in which the amplitude of the envelope signal changes at a predetermined period in accordance with fluctuations in the amount of data to be transmitted, the number of people accommodated, and the like.
- the amplitude of this burst signal fluctuates with a period of about 10 ms.
- the amplitude fluctuates at a fast cycle of about 0.5 ms.
- the memory effect includes an electrical memory effect (hereinafter referred to as the first memory effect) in which a hysteresis phenomenon occurs in the envelope signal due to fluctuations in the voltage applied to the device of the power amplifying device.
- the second memory effect a thermal memory effect in which a hysteresis phenomenon occurs in the burst signal due to the temperature time constant of the device.
- the temperature time constant of the device at this time is about 0.1 ms, which is much larger than the electrical time constant of the device! /.
- the device temperature time constant of 0.1 ms is considerably smaller than the burst signal period of 10 ms, so the burst signal is temperature saturated at each period. Almost no influence of excessive characteristics due to.
- the device temperature time constant of 0.1 ms is not negligible for a burst signal period of 0.5 ms. A big influence.
- burst signals are also included.
- the second memory effect in which the distortion characteristics of the power amplifier change depending on the signal period, is greatly affected.
- the conventional distortion compensation circuit performs distortion compensation of the envelope signal in consideration of the first memory effect, but appropriate distortion compensation in consideration of the second memory effect for the burst signal. Is not done.
- the conventional distortion compensation circuit has a signal period of 0.05.
- the first memory effect electrical memory effect
- the second memory effect temperature
- the optimal distortion compensation cannot be performed when the dynamic memory effect occurs simultaneously, there arises a problem that the distortion compensation accuracy in the power amplifying device is deteriorated.
- the table of LUT (Look Up Table) is related to at least one of the temperature level or power level of the power amplifying device.
- the predistortion coefficient is changed according to the temperature, distortion compensation for the second memory effect caused by temperature hysteresis is not performed.
- the distortion compensation accuracy of the power amplifying device deteriorates because distortion compensation is not performed for two memory effects that occur simultaneously (the first electrical memory effect and the second thermal memory effect).
- the distortion compensation table can be adaptively changed with respect to temperature fluctuations, but this distortion compensation table compensates only for the first memory effect in the envelope signal, and the second memory effect. Is not compensated for.
- the object of the present invention has been made in view of such circumstances, and simultaneously reduces the influence of the first memory effect generated in the envelope signal and the influence of the second memory effect generated in the burst signal.
- it is to provide a predistortion type distortion compensation circuit capable of performing optimum distortion compensation, and a power amplifying apparatus using the distortion compensation circuit.
- a distortion compensation circuit is a distortion compensation circuit that performs distortion compensation of a transmission signal by a predistortion method, and is configured to reduce distortion caused by an electrical memory effect generated in an envelope signal that is a modulation signal of the transmission signal.
- An envelope memory predistortion unit for compensation and a burst memory predistortion unit for compensating for distortion caused by the thermal memory effect generated in the burst signal obtained by the envelope of the envelope signal are adopted.
- the envelope memory PD (Pre-Distortion) unit is provided to compensate for the distortion caused by the first memory effect of the envelope signal
- the burst memory PD unit is provided. Envelope force of the envelope signal extracted from the input and output of the power amplification device
- the burst memory PD unit Compensates for signal distortion.
- the burst memory PD unit performs distortion compensation by the second memory effect of the burst signal. ing.
- FIG. 1 is a waveform diagram showing a time transition of a general transmission power waveform in a power amplifying apparatus, and a temperature characteristic diagram of a device.
- FIG. 2 is a block diagram showing a configuration of a distortion compensation circuit according to Embodiment 1 of the present invention.
- FIG. 3 is a first block diagram showing the function of the burst memory PD section and the configuration of its peripheral elements in the distortion compensation circuit shown in FIG.
- FIG. 4 is a second block diagram showing the function of the burst memory PD section and the configuration of its peripheral elements in the distortion compensation circuit shown in FIG.
- FIG. 5 is a block diagram showing a configuration of a distortion compensation circuit according to Embodiment 2 of the present invention.
- the distortion compensation circuit of the present invention is an envelope signal memory compensation circuit (that is, an envelope memory PD section) that compensates for distortion caused by the first memory effect of the envelope signal, as in the prior art. It has. Furthermore, the input side and output side of the power amplifier Envelope force of the envelope signal extracted from the input burst detector and output burst detector for detecting the burst signal, a temperature sensor for detecting the temperature of the power amplifier device, the input burst detector and the output burst Based on the burst signal detected by the detector and the temperature information of the device detected by the temperature sensor, the burst signal memory compensation circuit (that is, compensation for distortion caused by the second memory effect of the burst signal) And burst memory PD section)!
- the burst signal memory compensation circuit that is, compensation for distortion caused by the second memory effect of the burst signal
- the envelope memory PD section compensates for distortion generated due to the first memory effect of the envelope signal. Aside from the second memory effect caused by the burst signal detected by the input burst detector and the output burst detector based on the temperature information of the device detected by the PD memory temperature sensor, To compensate for distortion that occurs. As a result, it is possible to reduce the amount of computation and the computation time of the entire distortion compensation circuit, thereby realizing high-speed distortion correction processing and high efficiency, and further improving the distortion compensation accuracy of the transmission signal. it can.
- Fig. 1 is a waveform diagram showing the temporal transition of a typical transmission power waveform in a power amplifier and a temperature characteristic diagram of the device.
- the horizontal axis represents time, the vertical axis represents the device temperature and the burst signal amplitude. Show.
- the transmission power waveform shows the burst signal S as the peak value of the envelope signal S, which is the modulated wave of the transmission signal, fluctuates in a predetermined cycle.
- the amplitude of the burst signal S has a predetermined period (0.5 ms in FIG. 1).
- the device temperature fluctuates each time the burst signal amplitude fluctuates, the device temperature rises when the burst signal amplitude is large, and the device temperature increases when the burst signal amplitude is small. The temperature falls.
- the temperature time constant of the device at this time is about 0.lms.
- the temperature of the device is fixed with respect to the period of amplitude fluctuation of burst signal S 0.5ms
- a burst memory PD section that also has a burst signal memory compensation circuit power is provided to compensate for distortion characteristics degradation due to the second memory effect caused by temperature fluctuations of the device.
- the burst signal S is a rectangular wave with the memory effect removed as shown in FIG.
- FIG. 2 is a block diagram showing a configuration of the distortion compensation circuit according to Embodiment 1 of the present invention.
- this distortion compensation circuit includes an input envelope detector 101, an input burst detector 102, an envelope memoryless PD 103a, an envelope memory PD 103b, a burst memory PD 104, a first LUT105, second LUT106, first adaptive processing unit 107, second adaptive processing unit 108, temperature sensor 109, output side envelope detection unit 110, output side burst detection unit 111, and power amplification unit 112 is provided.
- the envelope signal and burst signal on the input side of the power amplifier 112 are combined with the envelope signal and burst signal on the input side, and the envelope signal and burst signal on the output side of the power amplifier 112 are converted.
- the output side envelope signal and the output side burst signal are called.
- the input-side envelope detection unit 101 detects the envelope of a modulation signal (that is, the input-side envelope signal before being distorted by the power amplification unit 112) input to a mobile phone or the like, thereby To the first detection processing unit 107 and the first detection processing unit The input burst detector 102 detects the input burst signal from the envelope of the input envelope signal detected by the input envelope detector 101 and outputs it to the second adaptive processor 108.
- a modulation signal that is, the input-side envelope signal before being distorted by the power amplification unit 112
- the input burst detector 102 detects the input burst signal from the envelope of the input envelope signal detected by the input envelope detector 101 and outputs it to the second adaptive processor 108.
- the memoryless PD unit 103a for envelope performs distortion compensation when an electrical memory effect (that is, the first memory effect) does not occur in the output-side envelope signal.
- the envelope memory PD 103b performs distortion compensation when an electrical memory effect (first memory effect) occurs in the output envelope signal.
- the burst memory PD unit 104 compensates for distortion when a thermal memory effect (that is, the second memory effect) occurs in the output burst signal. Make compensation.
- the first LUT 105 stores a first distortion compensation coefficient (first inverse function of distortion) for performing optimum distortion compensation corresponding to the first memory effect generated in the output-side envelope signal. This is the first table.
- the second LUT 106 stores a second distortion compensation coefficient (second inverse function of distortion) for optimal distortion compensation corresponding to the second memory effect generated in the output burst signal. It is a table.
- the first adaptive processing unit 107 calculates the envelope of the input envelope signal detected by the input envelope detector 101 and the envelope of the output envelope signal detected by the output envelope detector 110. In comparison, a distortion component due to the first memory effect of the output-side envelope signal generated by the power amplifying unit 112 is calculated, and a first distortion compensation coefficient (first distortion inverse) is used to optimally compensate for the distortion component. Function) and output to the first LUT105.
- first distortion compensation coefficient first distortion inverse
- the second adaptive processing unit 108 includes an input side burst signal sampled and detected by the input burst detection unit 102 and an output side burst detection unit 111. Compared with the output-side burst signal sampled and detected, the distortion component due to the second memory effect of the output-side burst signal caused by the temperature fluctuation of the power amplifier 112 is calculated, and based on the temperature information from the temperature sensor 109 The second distortion compensation coefficient (second inverse function of distortion) for optimally compensating the distortion component is calculated and output to the second LUT 106.
- the temperature sensor 109 detects the temperature of a device (not shown) in the power amplification unit 112 and outputs temperature information of the power amplification unit 112 to the second adaptive processing unit 108.
- the output-side envelope detection unit 110 detects the envelope of a signal that is output in force, such as a mobile phone (that is, the output-side envelope signal distorted by the power amplification unit 112), and the output-side burst detection unit 111 and the first envelope detection unit 110 To the adaptive processing unit 107.
- the output-side burst detector 111 samples and detects the envelope signal of the envelope signal detected by the output-side envelope detector 110 and outputs the burst signal to the second adaptive processor 108.
- the power amplifier 112 amplifies the input signal and outputs it.
- Input-side envelope detector 101 Input-side envelope obtained by detecting the envelope of the modulation signal input to the power amplifier 112 The bellows signal is output to the first adaptive processing unit 107, and the output-side envelope signal obtained by the output-side envelope detection unit 110 detecting the envelope of the modulation signal output from the power amplification unit 112 is output. Output to the first adaptive processing unit 107.
- the first adaptive processing unit 107 compares the input envelope signal detected by the input envelope detector 101 with the output envelope signal detected by the output envelope detector 110.
- the distortion component due to the first memory effect of the output side envelope signal generated by the power amplifier 112 is calculated, the first distortion compensation coefficient for optimally compensating the distortion component is calculated, and the first distortion compensation coefficient is calculated.
- the memoryless PD unit 103a for envelopes is optimal from the first LUT 105 when there is no electrical memory effect (that is, the first memory effect) in the output-side envelope signal.
- the envelope memory PD 103b is configured so that the first memory generated in the output envelope signal from the first LUT 105 when the electrical memory effect (first memory effect) is generated in the output envelope signal.
- the first distortion compensation coefficient corresponding to the effect is acquired, and optimal distortion compensation is performed for the output envelope signal.
- the input burst detector 102 samples and detects the envelope force of the input envelope signal detected by the input envelope detector 101, and outputs it to the second adaptive processor 108.
- the output-side burst detection unit 111 detects the output-side burst signal from the envelope of the output-side envelope signal detected by the output-side envelope detection unit 110 and outputs it to the second adaptive processing unit 108.
- the second adaptive processing unit 108 compares the input burst signal sampled and detected by the input burst detector 102 with the output burst signal sampled and detected by the output burst detector 111.
- a distortion component due to the second memory effect of the output-side burst signal generated by the temperature fluctuation of the amplification unit 112 is calculated, and a second component for optimally compensating the distortion component based on the temperature information from the temperature sensor 109 is calculated.
- the distortion compensation coefficient is calculated and stored in the second LUT 106.
- the burst memory PD unit 104 outputs the output from the second LUT 106 when a thermal memory effect (that is, the second memory effect) occurs in the output burst signal.
- the second distortion compensation coefficient corresponding to the second memory effect generated in the side burst signal is obtained, and optimal distortion compensation is performed for the output burst signal.
- the distortion compensation circuit of the present invention performs distortion compensation by the first memory effect in the output-side envelope signal and distortion compensation by the second memory effect in the output-side burst signal by using individual PD units ( That is, it is performed by the envelope memory PD section 103b which is an envelope signal memory compensation circuit and the burst memory PD section 104) which is a burst signal memory compensation circuit.
- the burst memory PD section 104 properly performs distortion compensation by the second memory effect in the output burst signal based on the temperature information of the power amplification section 112 acquired from the temperature sensor 109.
- FIG. 3 is a first block diagram showing the function of burst memory PD section 104 and the configuration of its peripheral elements in the distortion compensation circuit shown in FIG.
- the function of the distortion component can be expressed by an orthogonal function of the I signal and the Q signal in the same way as the transmission signal. Therefore, as shown in FIG. 3, the complex arithmetic unit 121 of the burst memory PD unit 104 uses the second distortion compensation coefficient for optimally compensating for the distortion component due to the second memory effect as the I signal.
- FIG. 4 is a second block diagram showing the function of burst memory PD section 104 and the configuration of its peripheral elements in the distortion compensation circuit shown in FIG. That is, distortion compensation can be performed by correcting the phase and amplitude of the transmission signal. Therefore, as shown in FIG. 4, the burst memory PD unit 104 includes a variable phase unit 122 and a variable attenuation unit 123. The variable phase unit 122 adjusts the phase of the transmission signal, and the variable attenuation unit 123 adjusts the transmission signal. By adjusting the amplitude, the distortion compensation due to the second memory effect can be properly performed.
- the distortion compensation circuit of the present invention is a new burst signal memory compensation circuit (envelope memory PD unit 103b) in addition to the conventional envelope signal memory compensation circuit (envelope memory PD unit 103b).
- envelope memory PD unit 103b envelope memory PD unit 103b
- the first electrical memory effect and the second thermal memory effect which differ greatly in delay time, can be individually adapted. It becomes possible to do.
- the calculation time of the entire distortion compensation circuit can be shortened, and the table values of the first LUT 105 storing the first distortion compensation coefficient and the second LUT 106 storing the second distortion compensation coefficient can be reduced.
- the detection circuit for detecting the burst signal is not likely to be complicated.
- FIG. 5 is a block diagram showing a configuration of a distortion compensation circuit according to Embodiment 2 of the present invention.
- the distortion compensation circuit of the second embodiment shown in FIG. 5 differs from the distortion compensation circuit of the first embodiment shown in FIG. 2 in that the second adaptive processing unit 108 is deleted and a pattern determination unit 113 is added.
- the storage unit 114 is newly added.
- the non-turn determining unit 113 includes the input burst signal detected by the input burst detector 102, the output burst signal sampled by the output burst detector 111, and the temperature information obtained from the temperature sensor 109. Based on the above, the second memory effect pattern generated in the output burst signal is determined, and the memory effect pattern is output to the storage unit 114.
- the storage unit 114 preliminarily stores the second memory effect generated in the burst signal on the output side, and based on the memory effect pattern information acquired from the pattern determination unit 113, the optimum distortion compensation coefficient V is obtained. And rewrite the table value of the second LUT 106 using this distortion compensation coefficient.
- the storage unit 114 calls a memory effect pattern stored in advance and optimizes it based on the memory effect pattern information obtained from the pattern determination unit 113.
- the second distortion compensation coefficient is selected and the table value of the second LUT 106 is rewritten.
- the burst memory PD unit 104 obtains the second distortion compensation coefficient corresponding to the second memory effect from the second LUT 10 6 and performs optimal distortion compensation on the output burst signal. .
- the burst memory PD unit 104 uses the second distortion compensation coefficient stored in the pre-arranged storage unit 114, so that the second distortion compensation coefficient adaptive process is performed. Since the calculation can be omitted, the calculation time of the second distortion compensation coefficient can be further shortened compared to the distortion compensation circuit of the first embodiment.
- the distortion caused by the first memory effect generated in the envelope signal and the distortion caused by the second memory effect generated in the burst signal are individually compensated for at high speed and with high accuracy. Therefore, it can be effectively used for a power amplifying apparatus such as a mobile phone in a next generation communication system.
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Amplifiers (AREA)
Abstract
L'invention concerne un circuit de compensation de distorsion pouvant simultanément réduire l'effet d'un premier effet mémoire se produisant dans un signal d'enveloppe et celui d'un second effet mémoire se produisant dans un signal de rafale. Dans ledit circuit de compensation de distorsion, une partie PD de mémoire d'enveloppe (103b) se réfère à un premier coefficient de compensation de distorsion stocké dans une première table à consulter (LUT) (105) pour compenser la distorsion provoquée par le premier effet mémoire du signal d'enveloppe. Une seconde partie d'adaptation (108) compare un signal de rafale côté entrée détecté par une partie (102) de détection de rafale côté entrée à un signal de rafale côté sortie détecté par une partie (111) de détection de rafale côté sortie ; calcule une composante de distorsion provoquée par le second effet mémoire du signal de rafale côté sortie se produisant en raison d'une variation de température d'une partie (112) d'amplification de puissance ; et à partir des informations de température provenant d'un détecteur de température (109), calcule un second coefficient de compensation de distorsion. Une partie (104) PD de mémoire de rafale se réfère au second coefficient de compensation de distorsion pour compenser la distorsion provoquée par le second effet mémoire du signal de rafale.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2006/321770 WO2008053535A1 (fr) | 2006-10-31 | 2006-10-31 | Circuit de compensation de distorsion |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2006/321770 WO2008053535A1 (fr) | 2006-10-31 | 2006-10-31 | Circuit de compensation de distorsion |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2008053535A1 true WO2008053535A1 (fr) | 2008-05-08 |
Family
ID=39343894
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2006/321770 WO2008053535A1 (fr) | 2006-10-31 | 2006-10-31 | Circuit de compensation de distorsion |
Country Status (1)
Country | Link |
---|---|
WO (1) | WO2008053535A1 (fr) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2011176686A (ja) * | 2010-02-25 | 2011-09-08 | Nec Corp | 前置歪み補償回路及び電力増幅器のメモリ効果歪み補償方法 |
JP2015061106A (ja) * | 2013-09-17 | 2015-03-30 | 富士通株式会社 | 歪補償装置、送信装置および歪補償方法 |
WO2023117083A1 (fr) * | 2021-12-22 | 2023-06-29 | Telefonaktiebolaget Lm Ericsson (Publ) | Atténuation des effets de mémoire dans un amplificateur de puissance |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2004187218A (ja) * | 2002-12-06 | 2004-07-02 | Nippon Telegr & Teleph Corp <Ntt> | 非線形歪補償装置 |
JP2006505160A (ja) * | 2002-10-31 | 2006-02-09 | 深▲川▼市中▲興▼通▲訊▼股▲分▼有限公司 | 広帯域プリディストーション線形化の方法およびシステム |
-
2006
- 2006-10-31 WO PCT/JP2006/321770 patent/WO2008053535A1/fr active Application Filing
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006505160A (ja) * | 2002-10-31 | 2006-02-09 | 深▲川▼市中▲興▼通▲訊▼股▲分▼有限公司 | 広帯域プリディストーション線形化の方法およびシステム |
JP2004187218A (ja) * | 2002-12-06 | 2004-07-02 | Nippon Telegr & Teleph Corp <Ntt> | 非線形歪補償装置 |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2011176686A (ja) * | 2010-02-25 | 2011-09-08 | Nec Corp | 前置歪み補償回路及び電力増幅器のメモリ効果歪み補償方法 |
JP2015061106A (ja) * | 2013-09-17 | 2015-03-30 | 富士通株式会社 | 歪補償装置、送信装置および歪補償方法 |
WO2023117083A1 (fr) * | 2021-12-22 | 2023-06-29 | Telefonaktiebolaget Lm Ericsson (Publ) | Atténuation des effets de mémoire dans un amplificateur de puissance |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4284630B2 (ja) | 歪補償増幅装置 | |
US7414470B2 (en) | Predistortion amplifier for compensation distortion | |
US11082013B2 (en) | Method of reducing memory effect of power amplifier | |
US8022763B2 (en) | Amplifier failure detection apparatus | |
JP4845574B2 (ja) | 極座標変調回路、集積回路および無線装置 | |
JP4863729B2 (ja) | 歪補償装置及び歪補償方法 | |
JP4617265B2 (ja) | 歪補償装置及び歪補償方法 | |
KR20100137000A (ko) | 압축 검출을 이용한 전력 증폭기 사전왜곡 적응 방법 및 그 회로 | |
WO2010011551A2 (fr) | Procédé et appareil pour améliorer une correction de prédistorsion numérique avec une polarisation de dispositif d'amplification | |
KR20100014339A (ko) | 다중 채널 광대역 통신 시스템에서의 기저 대역 전치 왜곡 선형화를 위한 방법 및 시스템 | |
JP2008514052A (ja) | 信号プリディストーションに関する装置と方法 | |
WO2009145283A1 (fr) | Circuit de compensation de distorsion et procédé de compensation de distorsion | |
JP5049562B2 (ja) | 電力増幅器 | |
JP5124655B2 (ja) | 歪補償増幅器 | |
JP2015026968A (ja) | 歪補償装置および歪補償方法 | |
JP2005151119A (ja) | 歪補償装置 | |
JPWO2011086752A1 (ja) | 増幅装置及び信号処理装置 | |
JP2010278992A (ja) | Rf増幅装置 | |
JP5303809B2 (ja) | 歪補償装置 | |
WO2008053535A1 (fr) | Circuit de compensation de distorsion | |
JP4841115B2 (ja) | 拡張された予歪方法および装置 | |
JP5387445B2 (ja) | 前置歪み補償回路及び電力増幅器のメモリ効果歪み補償方法 | |
JP2003078360A (ja) | 歪み補償装置 | |
JPWO2007049474A1 (ja) | プリディストーション方式歪補償増幅装置 | |
JP5016435B2 (ja) | 歪補償装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 06822699 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 06822699 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: JP |