WO2004109376A1 - アレイ基板の検査方法 - Google Patents
アレイ基板の検査方法 Download PDFInfo
- Publication number
- WO2004109376A1 WO2004109376A1 PCT/JP2004/007988 JP2004007988W WO2004109376A1 WO 2004109376 A1 WO2004109376 A1 WO 2004109376A1 JP 2004007988 W JP2004007988 W JP 2004007988W WO 2004109376 A1 WO2004109376 A1 WO 2004109376A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- array substrate
- signal
- substrate
- pixel electrodes
- pixel electrode
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3648—Control of matrices with row and column drivers using an active matrix
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/006—Electronic inspection or testing of displays and display drivers, e.g. of LED or LCD displays
Definitions
- the present invention relates to an array substrate inspection method for inspecting an array substrate, which is a component of a liquid crystal display panel.
- Liquid crystal display panels are used in various places, such as the display section of a notebook personal computer (note PC), the display section of a mobile phone, and the display section of a television receiver.
- the liquid crystal display panel includes an array substrate on which a plurality of pixel electrodes are arranged in a matrix, an opposing substrate having an opposing electrode facing the plurality of pixel electrodes, and a liquid crystal display panel between the array substrate and the opposing substrate. And a liquid crystal layer held in the liquid crystal layer.
- the array substrate is composed of a plurality of pixel electrodes arranged in a matrix.
- a plurality of scanning lines arranged along rows of a plurality of pixel electrodes, and a plurality of pixels arranged along a column of a plurality of pixel electrodes.
- a plurality of switching elements arranged near the intersection of the scanning lines and the signal lines.
- an array substrate in which the switching element is a thin film transistor using a semiconductor thin film of amorphous silicon
- a thin film transistor in which the switching element is a thin film transistor of a polysilicon semiconductor is a thin film transistor of a polysilicon semiconductor.
- Polysilicon has a higher carrier mobility than amorphous silicon.
- switching for pixel electrodes is performed.
- drive circuits for the scanning lines and the signal lines can be incorporated in the array substrate.
- the above array substrate goes through an inspection process in order to detect a defective product in the manufacturing process.
- a test method ⁇ Pi inspection apparatus Japanese Unexamined 1 1 one 2 7 1 1 7 7, JP 2 0 0 0 - 3 1 4 2 No. is technology s disclosed in USP5,268,638 .
- Japanese Patent Application Laid-Open No. 11-27771 discloses a technique in which a point defect inspection process has a feature in the inspection of an amorphous type LCD substrate.
- direct light of a DC component is applied to the entire surface of the LCD substrate, and the fact that the amorphous silicon film becomes light-sensitive and becomes conductive.
- the state of the defect can be determined by detecting the amount of leakage of the charge stored in the auxiliary capacitance.
- Japanese Patent Application Laid-Open No. 2000-314 when an electron beam is irradiated on a pixel electrode, the secondary electrons emitted are proportional to the voltage applied to the thin-film transistor. They use what they do.
- the technology of U.S.P.5., 268, 638 also utilizes secondary electrons emitted when an electron beam is irradiated on a pixel electrode.
- the present invention has been made in view of the above points, and an object of the present invention is to provide an array substrate inspection method capable of improving the reliability of an array substrate inspection.
- an inspection method of an array substrate includes a substrate, a plurality of scanning lines formed on the substrate and extending in a row direction, and intersecting the scanning line.
- the plurality of signal lines extending in the column direction
- the plurality of switching elements formed near the intersection of the scanning line and the signal line, and the plurality of switching elements, respectively.
- a method for inspecting an array substrate comprising: a plurality of pixel electrodes connected and arranged in a matrix direction, an arbitrary pixel electrode is charged with an electric charge, and is connected to the charged pixel electrode.
- the charge is held for at least a period longer than one frame period, and after holding the charge, the pixel electrode is irradiated with an electron beam, and the pixel is irradiated with an electron beam. Secondary electrons emitted from electrodes Based on this information, the pixel electrode is detected.
- FIG. 1 is a timing chart illustrating measurement by an array substrate inspection method according to an embodiment of the present invention.
- FIG. 2 is a schematic sectional view of a liquid crystal display panel provided with an array substrate.
- FIG. 3 is a perspective view showing a part of the liquid crystal display panel shown in FIG.
- FIG. 4 is a plan view showing an example of an array of array substrates configured using a single mother substrate.
- FIG. 5 is a schematic plan view of the main area of the array substrate of the array substrate shown in FIG.
- FIG. 6 is a schematic plan view showing an enlarged part of the pixel region of the array substrate shown in FIG.
- FIG. 7 is a schematic sectional view of a liquid crystal display panel provided with the array substrate shown in FIG.
- FIG. 8 is an enlarged sectional view showing a part of the array substrate shown in FIG.
- FIG. 9 is a schematic configuration diagram of an array substrate detection apparatus including an electric tester and an electron beam tester.
- FIG. 10 is a flowchart for explaining a method of detecting an array substrate.
- FIG. 11 is a plan view showing an example of an end of an array substrate to be inspected.
- FIG. 12 is a schematic plan view showing a modification of the main area of the array substrate of the array substrate.
- an array substrate inspection method according to an embodiment of the present invention will be described in detail with reference to the drawings.
- a liquid crystal display panel equipped with a polysilicon type array substrate will be described.
- an array substrate of a polysilicon type will be described as an array substrate 101.
- the liquid crystal display panel includes an array substrate 101, and an opposing substrate 102, which is disposed opposite to the array substrate with a predetermined gap therebetween. Liquid held between these two substrates Say
- the array substrate 101 and the opposing substrate 102 hold a predetermined gap with a columnar spacer 127 as a spacer.
- the peripheral edges of the array substrate 101 and the opposing substrate 102 are joined with a sealing material 160, and a liquid crystal injection port 161, formed in a part of the sealing material, is sealed with a sealing material 162. Has been stopped.
- FIG. Figure 4 shows a mother board 100 as a board larger in size than the array board, and an example in which this mother board is used to construct four array boards 101 Is shown.
- the array substrate 101 is formed, it is generally formed using a mother substrate 100.
- the array substrate 101 has an array substrate main region 101a and an array substrate sub-region 101b.
- the array substrate main region 101a will be described in detail.
- the array substrate sub-region 101b will be described later in detail.
- the array substrate 101 includes, in addition to the pixel electrodes P, a plurality of scanning lines Y arranged along the rows of the pixel electrodes P, and a plurality of signal lines X arranged along the columns of the pixel electrodes P. It has. That is, the plurality of scanning lines Y extend in the row direction, and the plurality of signal lines X extend in the column direction.
- the array substrate 101 is connected to the scanning lines Y and ⁇ It has a thin-film transistor (hereinafter referred to as TFT) SW as a switching element arranged near each intersection of the signal line X.
- TFT thin-film transistor
- the array substrate 101 has a scanning line driving circuit 40 for driving a plurality of scanning lines Y as a driving circuit section.
- Each TFT SW applies the signal voltage of the signal line X to the pixel electrode P when driven through the scanning line Y.
- the scanning line driving circuit 40 is formed on the array substrate 101 and is arranged outside the pixel region 30.
- the scanning line driving circuit 40 is configured using a TFT having a polysilicon semiconductor film similar to that of the TFT SW.
- array substrate 1 0 1 is connected to line up along one side of the array substrate main Lee emission region 1 0 1 a Ejjirai emissions of the monitor, the scanning line driving circuit 4 0 and the signal line X It has a pad group P P p consisting of multiple terminals.
- the pad group PD ⁇ is used not only for inputting different signals, but also for inputting and outputting signals for inspection.
- the array substrates 101 are separated from each other by cutting the mother substrate 100 along, for example, the edge e (FIG. 4) of the array substrate.
- FIG. 6 is an enlarged plan view showing a pixel region 30 of the array substrate
- FIG. 7 is an enlarged sectional view showing a pixel region of the liquid crystal display panel.
- the array substrate 101 has a substrate 111 as a transparent insulating substrate such as a glass substrate.
- a plurality of signal lines X and a plurality of scanning lines Y are arranged in a matrix on the substrate 1 1, and the signal lines and the scanning lines are arranged in a matrix.
- a TFTSW (see the portion surrounded by the circle 1771 in Fig. 6) is provided near each intersection.
- the TFTSW includes a semiconductor film 112 formed of polysilicon and having source Z drain regions 112a and 112b, and a gate electrode 111 extending a part of the scanning line Y. And.
- a plurality of strip-shaped auxiliary capacitance lines 1 16 forming the storage capacitance elements 13 1 are formed on the substrate 11 1, and extend in parallel with the scanning lines Y.
- the pixel electrode P is formed in this portion (see the portion surrounded by the circle 172 in FIG. 6 and FIG. 7).
- a semiconductor film 112 and an auxiliary capacitance lower electrode 113 are formed on the substrate 111, and a gate is formed on the substrate including the semiconductor film and the auxiliary capacitance lower electrode.
- An insulating film 114 is formed.
- the storage capacitor lower electrode 113 is formed of polysilicon similarly to the semiconductor film 112.
- the scanning line Y, the gate electrode 115b, and the auxiliary capacitance line 116 are arranged on the gate insulating film 114.
- the storage capacitance line 1 16 and the storage capacitance lower electrode 113 are arranged to face each other via the gate insulating film 114.
- An interlayer insulating film 117 is formed on the gate insulating film 114 including the scanning line Y, the gate electrode 115b, and the auxiliary capacitance line 116.
- a contact electrode 121 and a signal line X are formed on the interlayer insulating film 117.
- the contact electrodes 121 are respectively connected to the source Z drain region 112 a of the semiconductor film 112 and the pixel electrode P via contact holes.
- Contact electrode 1 2 1 is connected to storage capacitor lower electrode 1 1 3 It is connected.
- the signal line X is connected to the source Z drain region 112b of the semiconductor film 112 via a contact hole.
- the protective insulating film 122 is formed so as to overlap the contact electrode 121, the signal line X, and the interlayer insulating film 117. Striped green colored layers 124 G, red colored layers 124 R, and blue colored layers 124 B are adjacently and alternately arranged on the protective insulating film 122, respectively. It is arranged. Colored layer 1. 24 G, 124 R, and 124 B constitute a color filter.
- Pixel electrodes P are formed on the colored layers 124 G, 124 R, and 124 B, respectively, by a transparent conductive film such as ITO (indium tin oxide). Each pixel electrode P is connected to the contact electrode 122 through a contact hole 125 formed in the coloring layer and the protective insulating film 122. The periphery of the pixel electrode P overlaps the auxiliary capacitance line 116 and the signal line X.
- the auxiliary capacitance element 13 1 connected to the pixel electrode P functions as an auxiliary capacitance for accumulating electric charge.
- Columnar spacers 127 are formed on the coloring layers 124 R and 124 G. Although not all shown, a plurality of columnar spacers 127 are formed on each colored layer at a desired density.
- An alignment film 128 is formed on the coloring layers 124 G, 124 R, 124 B and the pixel electrode P.
- the opposing substrate 102 has a substrate 151 as a transparent insulating substrate. On this substrate 151, a counter electrode 152 and an orientation film 1553 formed of a transparent material such as ITO are sequentially formed. ing.
- An electron beam scanner 300 is provided on the vacuum chamber 310 as an inspection chamber.
- the electron beam scanner 300 functions as an electron beam irradiation means for irradiating the array substrate with an electron beam.
- An array substrate 101 to be detected can be housed in the vacuum chamber 310, and can be taken out.
- an electron detector 350 is provided in the vacuum chamber 310.
- the electron detector 350 functions as electron detection means for detecting secondary electrons emitted from the array substrate.
- a probe unit 340 is arranged in the vacuum chamber 310, and the probe unit 340 can make the plurality of probes contact the corresponding pads of the array substrate 101. . Although not shown, this control is accurately performed by a robot.
- a sealing connector 311 is provided on the side wall of the vacuum chamber 3110.
- the sealed connector 311 connects the internal probe unit 34 0, the electronic detector 3 50, etc. to the corresponding external units while keeping the inside of the vacuum chamber 3 10 airtight. It is for connecting to a socket.
- a control device 320 is arranged outside the vacuum chamber 310.
- the control device 320 is It has a signal source section 321, a drive circuit control section 322, a signal analysis section 323, a control section 324 for controlling these, and an input / output section 325.
- the signal source section 321 functions as an electric signal supply means for supplying an electric signal to the array substrate.
- the signal prayer section '3 2 3' functions as an electric signal detection means for detecting electric signals flowing through the array substrate.
- the control unit 324 controls the drive circuit control unit 322, and can detect the scanning line drive circuit 40 on the array substrate 101 via the pro-unit 340. it can. Detection information for testing the scanning line drive circuit 40 is taken from the drive circuit control section 32 2 to the control section 32 4, and output to an external device, for example, a display device via the input / output section 3 25. .
- the drive circuit control section 32 2 can drive the elements on the array substrate 101 via the scanning line drive circuit 40 on the array substrate 101. At this time, the signal from the signal source section 3 2 1 is given to the signal line X on the array substrate, and each pixel section
- the control section 324 controls the electron beam scanner 300 so that the pixel section 200 of the array substrate 101 can be scanned. At this time, the secondary electrons emitted from the pixel section 200 are
- the signal is detected by 350 and the detection information is sent to the signal analyzer 3 23.
- the signal analysis unit 332 analyzes the detection information from the electronic detector 350 and refers to the position information (address of the detected pixel unit) from the control unit 324 to determine the pixel unit. Judge the status of 200.
- the above inspection apparatus inspects the array substrate 101, first, the array substrate 101 is arranged in the vacuum chamber 310.
- the probe of the probe unit 340 is connected to a connection pad group CPDp described later.
- the signal source section 321 outputs a drive signal as an electric signal to be supplied to the connection pad group CPDp via the probe kit 340. As a result, a driving signal is supplied to the scanning line driving circuit 40 and the signal line X connected to the connection pad group CPD.
- An electrical inspection is performed on the scanning line driving circuit 40 by detecting and analyzing the driving signal flowing through the scanning line driving circuit 40. Further, a driving signal is supplied to the scanning line driving circuit 40 and the signal line X to charge the pixel electrode P.
- the charged pixel electrode P is irradiated with an electron beam from the electron beam scanner 300, and secondary electrons emitted from the pixel electrode P are detected and analyzed. It is detected whether or not the pixel electrode P normally holds a charge.
- the inspection here involves not only the failure of the pixel electrode P itself, but also the failure of the TFTSW connected to the pixel electrode P, the failure of the auxiliary capacitance element 131 including the pixel electrode P, and the like. means.
- FIG. 10 schematically shows a process for inspecting the array substrate 101 described above.
- a drive signal is input to the scanning line drive circuit 40 in the vacuum chamber 310 (step S 1).
- the scanning line driving circuit 40 is inspected by an electric tester (step S2).
- a start pulse is supplied to the scanning line driving circuit 40, and the operation is performed according to whether the serial port is normal or not. There is such a detection as to judge whether or not the operation of the line drive circuit 40 is normal (step S3). If a defect is found at this point, it will be repaired or destroyed.
- step S4 an electric charge is charged to the auxiliary capacitance element 131 of each pixel section 200 (step S4). This can be obtained by supplying a drive signal from the signal source section 321 by an electric tester.
- the electronic beam scanner 300 is driven.
- the detection information from the electron detector 350 is sent to the signal analysis section 323, and the inspection of each pixel section 200 is executed (step S5).
- the emitted secondary electrons are measured, and it is determined whether or not the voltage of each pixel unit 200 is normal (step S6). If a defective array board is detected, it will be repaired or destroyed.
- a substrate as shown in FIG. 9 was assumed as an array substrate to be inspected.
- the present invention is not limited to the inspection of such an array substrate only.
- FIG. 11 shows an example of an edge portion of an array substrate to be inspected by the inspection method according to the present embodiment.
- the array substrate 101 has an array substrate main region 101a, and an array substrate sub-region 101b outside the array substrate main region 101a. After the inspection, the array substrate sub-region 101b is cut out, for example, by drawing a scribe line along the cutout line e2.
- the node group PD p in the array substrate main area 101 a is Are connected to the scanning line driving circuit 40 and the signal line X shown in FIG.
- the types of terminals that make up the pad group PD p placed in this area are classified, they are classified into logic terminals, power supply terminals, inspection terminals, and signal input terminals.
- the logic terminal has a terminal CLK and a terminal ST.
- the signals input to these terminals CLK and ST are a clock signal and a start pulse signal.
- the clock signal and the start pulse signal are signals input to the scanning line driving circuit 40.
- the inspection terminal is a serial out terminal s / o.
- the signal output from the serial output terminal sZo is a serial output output from the shift register (sZr) of the scanning line drive circuit 40 that responds to the start pulse.
- the power supply terminal there are a plurality of types of terminals such as a terminal V DD and a terminal VSS.
- the signals input to the terminal VDD ′ and the terminal VSS are a high-level power supply and a low-level power supply.
- the signal input terminal is the terminal VIDEO.
- the signal input to the terminal VIDEO is, for example, a video signal.
- the terminals VIDEO are hundreds to thousands of terminals, and occupy a large proportion of the pad group PDp.
- connection pad group CP Dp is provided at the edge of the array substrate sub-region 101b.
- the connection pad group CP Dp is connected to the pad group P Dp on the side of the array substrate main region 101a via wiring.
- the terminal of the connection pad group CPD p is the slave terminal d for clock.
- CLK Dependent terminal for high level d VDD, dependent terminal for low level d VSS, common terminal for video signal c VIDEO, etc.
- These slave terminal d CLK, slave terminal d VDD, slave terminal d VSS, common terminal c VIDEO, etc. are arranged at the edge e of the substrate sub-region 101b, and the corresponding array substrate It is connected to the pad group PD p in the main area 101a via wiring.
- multiple terminals VIDEO are configured to be connected to one common terminal c VIDEO, a configuration in which only a few common terminals are connected is sufficient.
- the number of pads of the connection pad group CPD p provided in the array substrate sub-region 101 b is smaller than the number of pads provided in the array substrate main region 101 a. It is significantly reduced compared to the number of pads in group PD p.
- FIG. 8 shows a case where a leak current is generated by partially enlarging the array substrate 101 shown in FIG.
- the storage capacitor lower electrode 113 is formed of polysilicon (p-Si).
- p-Si polysilicon
- an amorphous silicon (a-Si) film is deposited on the substrate 111, and an XeC1 excimer laser is applied to the a-Si film. It is formed by irradiation. The surface of the storage capacitor lower electrode 113 is partially raised.
- the auxiliary capacitance line 116 is formed of, for example, molybdenum tungsten (Mow).
- a leak current may be generated. That is, when the p-Si film is formed by irradiating an excimer laser, the surface of the storage capacitor lower electrode 113 is formed to be raised. ,
- the gate signal Gate 1 is input to the first scanning line Y from the outside of the pixel unit 200 at a timing of t 0. Subsequently, the gate signal is sequentially input to the second scanning line Y and the third scanning line, and Gate final is input to the last scanning line. A gate signal is input to each scanning line Y. During this time, the TFTSW connected to the scanning line is in the ON state, and by inputting a drive signal (data) to the signal line X at this timing, the pixels are switched for each row. Electrode P is charged. When the input of the gate signal ends, the TFTSW connected to the scan line Y is turned off at the same time, and the gate signal is input to the scan line of the next row.
- the period T 1 from the point in time when the gate signal Gate 1 is input to the point in time t 1 when the last gate is input is defined as one frame. Normally, one frame is about 16 ms.
- the holding period of the pixel electrode P in the first row is the sum of the period (1 frame) during which the charge is charged and scanning to the scanning line Y in the last row and 4 frames. , Which is equivalent to 5 frames Period.
- the inspection is performed in a state where the leakage amount Vo of the auxiliary capacitance is large at the time of inspection. ⁇ , it can be recognized as a defective pixel.
- the determination of a defective pixel is made by comparing the ideal data with the data D ata with reference to the ideal data on the charge amount originally held by the normal pixel electrode P.
- the holding period of the force is 4 frames.
- the holding period is not necessarily 4 frames.
- the holding period may be appropriately set so as to be at least longer than one frame. Considering the inspection efficiency, the upper limit of the retention period is 10 seconds.
- one frame is set to the same period as when displaying a product, but when charging the pixel electrode P for inspection using an EB tester. Writing may be different from this period.
- the retention period in the present invention is based on one frame period when displaying the product when it becomes a product.
- the amount of leakage generated in the auxiliary capacitance can be more strictly measured, and thus the reliability of the array substrate inspection can be improved. You. In addition, it is possible to suppress the outflow of products from defective liquid crystal display panels.
- the present invention is not limited to the above-described embodiment, but can be variously modified within the scope of the present invention.
- an arbitrary pixel electrode is charged. With the TFTSW connected to the charged pixel electrode P turned off, the charge is retained for at least a period longer than one frame period.
- Remind as inspection or c Figure 1 2 if regard pixel electrodes by secondary electron information that will be released from the pixel electrode by irradiating an electron beam to image pixel electrode P, the array substrate 1
- a scanning line driving circuit 40 and a signal line driving circuit 50 for driving a plurality of signal lines may be formed as driving circuits in a region outside the pixel region 30 above 0 1.
- the signal line driving circuit 50 is configured using a TFT having a polysilicon semiconductor film similarly to the TFTSW.
- the signal line driving circuit 50 is connected to the connection pad group CPDp via the pad group PDp.
- the connection pad group CPD p includes a logic terminal and an inspection terminal connected to the signal line driving circuit 50.
- control unit 324 controls the drive circuit control unit 322, and the scanning line drive circuit 40 on the array substrate 101 and the signal line drive via the probe unit 340.
- the circuit 50 can be detected. By detecting and analyzing the driving signals flowing through the scanning line driving circuit 40 and the signal line driving circuit 50, the scanning line driving circuit 40 and the signal line driving circuit 50 are electrically connected. Can be inspected at the same time.
- An array substrate 101 to be inspected is built on the substrate, and a scanning line driving circuit 40 for supplying a driving signal to the scanning line Y and a signal line driving circuit 50 for supplying a driving signal to the signal line X 50 It suffices if at least a driving circuit section including one driving circuit is provided.
- the TFTs constituting the scanning line driving circuit 40 and the signal line driving circuit 50 need not be those using polysilicon.
- an array substrate inspection method capable of improving the reliability of an array substrate inspection.
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Crystallography & Structural Chemistry (AREA)
- Chemical & Material Sciences (AREA)
- Nonlinear Science (AREA)
- Optics & Photonics (AREA)
- Liquid Crystal (AREA)
- Mathematical Physics (AREA)
- Analysing Materials By The Use Of Radiation (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
Abstract
Description
Claims
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005506813A JPWO2004109376A1 (ja) | 2003-06-04 | 2004-06-02 | アレイ基板の検査方法 |
US11/292,352 US20060103413A1 (en) | 2003-06-04 | 2005-12-02 | Array substrate inspecting method |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2003159437 | 2003-06-04 | ||
JP2003-159437 | 2003-06-04 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/292,352 Continuation US20060103413A1 (en) | 2003-06-04 | 2005-12-02 | Array substrate inspecting method |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2004109376A1 true WO2004109376A1 (ja) | 2004-12-16 |
Family
ID=33508518
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2004/007988 WO2004109376A1 (ja) | 2003-06-04 | 2004-06-02 | アレイ基板の検査方法 |
Country Status (6)
Country | Link |
---|---|
US (1) | US20060103413A1 (ja) |
JP (1) | JPWO2004109376A1 (ja) |
KR (1) | KR20060020652A (ja) |
CN (1) | CN1802592A (ja) |
TW (1) | TWI238259B (ja) |
WO (1) | WO2004109376A1 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2012133020A (ja) * | 2010-12-20 | 2012-07-12 | Shimadzu Corp | Tftアレイ検査装置 |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20060118595A (ko) * | 2004-02-27 | 2006-11-23 | 도시바 마쯔시따 디스플레이 테크놀로지 컴퍼니, 리미티드 | 어레이 기판의 검사 방법 및 어레이 기판의 제조 방법 |
CN1926463A (zh) * | 2004-03-03 | 2007-03-07 | 东芝松下显示技术有限公司 | 检查阵列基板的方法 |
CN1930514A (zh) * | 2004-03-05 | 2007-03-14 | 东芝松下显示技术有限公司 | 检查基板的方法、以及用于检查阵列基板的方法和装置 |
KR101094289B1 (ko) * | 2009-10-14 | 2011-12-19 | 삼성모바일디스플레이주식회사 | 원장 검사 장치 및 그 검사 방법 |
KR101913311B1 (ko) * | 2012-04-09 | 2019-01-15 | 삼성디스플레이 주식회사 | 실리콘 박막 측정 방법, 실리콘 박막 결함 검출 방법, 및 실리콘 박막 결함 검출 장치 |
US10304364B2 (en) * | 2015-01-23 | 2019-05-28 | Vuereal Inc. | Identifying and repairing defects for micro-device integrated systems |
CN106057110B (zh) * | 2016-08-04 | 2019-04-05 | 武汉华星光电技术有限公司 | 阵列测试电路及阵列测试方法 |
JP7021886B2 (ja) * | 2017-09-19 | 2022-02-17 | 株式会社Screenホールディングス | 基板検査装置、基板処理装置、基板検査方法および基板処理方法 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6348473A (ja) * | 1986-08-19 | 1988-03-01 | Matsushita Electric Ind Co Ltd | 欠陥画素検査装置 |
JPH05240901A (ja) * | 1991-07-15 | 1993-09-21 | Siemens Ag | 液晶表示装置用基板の粒子線式試験方法 |
JP2713734B2 (ja) * | 1988-06-17 | 1998-02-16 | 松下電器産業株式会社 | 基板用電子ビームテスタ |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6265889B1 (en) * | 1997-09-30 | 2001-07-24 | Kabushiki Kaisha Toshiba | Semiconductor test circuit and a method for testing a semiconductor liquid crystal display circuit |
US5982190A (en) * | 1998-02-04 | 1999-11-09 | Toro-Lira; Guillermo L. | Method to determine pixel condition on flat panel displays using an electron beam |
JP3107039B2 (ja) * | 1998-03-20 | 2000-11-06 | 日本電気株式会社 | 面光源プローバ装置及び検査方法 |
JP3527726B2 (ja) * | 2002-05-21 | 2004-05-17 | ウインテスト株式会社 | アクティブマトリクス基板の検査方法及び検査装置 |
-
2004
- 2004-06-02 KR KR1020057023017A patent/KR20060020652A/ko not_active Application Discontinuation
- 2004-06-02 CN CNA2004800155971A patent/CN1802592A/zh active Pending
- 2004-06-02 WO PCT/JP2004/007988 patent/WO2004109376A1/ja active Application Filing
- 2004-06-02 JP JP2005506813A patent/JPWO2004109376A1/ja active Pending
- 2004-06-04 TW TW093116237A patent/TWI238259B/zh active
-
2005
- 2005-12-02 US US11/292,352 patent/US20060103413A1/en not_active Abandoned
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6348473A (ja) * | 1986-08-19 | 1988-03-01 | Matsushita Electric Ind Co Ltd | 欠陥画素検査装置 |
JP2713734B2 (ja) * | 1988-06-17 | 1998-02-16 | 松下電器産業株式会社 | 基板用電子ビームテスタ |
JPH05240901A (ja) * | 1991-07-15 | 1993-09-21 | Siemens Ag | 液晶表示装置用基板の粒子線式試験方法 |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2012133020A (ja) * | 2010-12-20 | 2012-07-12 | Shimadzu Corp | Tftアレイ検査装置 |
Also Published As
Publication number | Publication date |
---|---|
TW200510742A (en) | 2005-03-16 |
CN1802592A (zh) | 2006-07-12 |
JPWO2004109376A1 (ja) | 2006-07-20 |
TWI238259B (en) | 2005-08-21 |
KR20060020652A (ko) | 2006-03-06 |
US20060103413A1 (en) | 2006-05-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20060103416A1 (en) | Substrate inspecting method | |
US7317325B2 (en) | Line short localization in LCD pixel arrays | |
US20060103413A1 (en) | Array substrate inspecting method | |
US20060284643A1 (en) | Method for inspecting array substrates | |
US20040222813A1 (en) | Method and apparatus for testing liquid crystal display | |
US20060103415A1 (en) | Array substrate inspecting method and array substrate inspecting device | |
JP4921969B2 (ja) | アレイ基板の製造方法 | |
US20060103414A1 (en) | Method of inspecting array substrate | |
JP2003043980A (ja) | 表示装置の基板、アレイ基板、検査用回路、検査方法および液晶セルの製造方法 | |
US20060092679A1 (en) | Array substrate, method of inspecting the array substrate and method of manufacturing the array substrate | |
JP2007171993A (ja) | 画像表示装置 | |
US20070023656A1 (en) | Method for inspecting substrate, and method and apparatus for inspecting array substrates | |
JP2008065152A (ja) | 液晶表示パネル、検査装置、および検査方法 | |
JP2002277896A (ja) | 液晶表示装置及び画面表示応用装置 | |
JP2005352470A (ja) | 表示体回路基板、検査方法、及び電子機器 | |
JP2009069643A (ja) | アレイ基板の製造方法 | |
JP2006259486A (ja) | マトリクス構造の検査方法、マトリクス構造の検査装置およびマトリクス構造の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 2005506813 Country of ref document: JP |
|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 1020057023017 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 11292352 Country of ref document: US |
|
WWE | Wipo information: entry into national phase |
Ref document number: 20048155971 Country of ref document: CN |
|
WWP | Wipo information: published in national office |
Ref document number: 1020057023017 Country of ref document: KR |
|
WWP | Wipo information: published in national office |
Ref document number: 11292352 Country of ref document: US |
|
122 | Ep: pct application non-entry in european phase |