WO2004083879A1 - 試験装置及び設定方法 - Google Patents
試験装置及び設定方法 Download PDFInfo
- Publication number
- WO2004083879A1 WO2004083879A1 PCT/JP2004/003456 JP2004003456W WO2004083879A1 WO 2004083879 A1 WO2004083879 A1 WO 2004083879A1 JP 2004003456 W JP2004003456 W JP 2004003456W WO 2004083879 A1 WO2004083879 A1 WO 2004083879A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- setting
- setting condition
- channel selection
- memory
- signal input
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/26—Testing of individual semiconductor devices
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/319—Tester hardware, i.e. output processing circuits
- G01R31/31903—Tester hardware, i.e. output processing circuits tester configuration
- G01R31/31908—Tester set-up, e.g. configuring the tester to the device under test [DUT], down loading test patterns
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequences
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
Definitions
- the present invention relates to a test device and a setting method.
- the present invention relates to a test apparatus for testing an electronic device, and a setting method for setting a signal input / output unit provided in the test apparatus.
- This application is related to the following Japanese patent application. For those designated countries whose incorporation by reference to the literature is permitted, the contents described in the following application are incorporated into this application by reference and become a part of the description of this application.
- the test control unit reads the setting conditions corresponding to the test items from the disk device, and transfers the setting conditions to the channel connected to the electronic device for setting.
- the setting conditions are read from the disk device each time, and the setting conditions are transferred to the channel via the system path. It takes a lot of time to read and transfer data.
- test apparatus including an instruction analysis unit that analyzes an instruction from a test control unit and sets a channel condition (for example, see Japanese Patent Application Laid-Open No. 7-21818). See Japanese Patent Application Laid-Open No. 62-202).
- setting conditions of a disk device are transferred to a memory of an instruction analysis unit via a system bus and stored prior to a test.
- the test control unit transfers the setting condition to the instruction analysis unit via the system bus, thereby transferring and setting the setting condition to the channel.
- test apparatus disclosed in Patent Document 1 one instruction analysis unit is used. When connecting multiple channels to a unit and setting, only the same setting conditions can be transferred to multiple channels and set, and different setting conditions cannot be set for multiple channels. Further, with the test apparatus disclosed in Patent Document 1, the number of condition data for test items cannot be set or changed.
- an object of the present invention is to provide a test apparatus that can solve the above-mentioned problems. This object is achieved by a combination of features described in the independent claims.
- the dependent claims define further advantageous embodiments of the present invention. Disclosure of the invention
- a test apparatus for testing an electronic device comprising: inputting or outputting a test signal to each of a plurality of terminals of the electronic device.
- Control means for extracting the channel selection information stored in the selection memory and supplying the extracted information to the plurality of signal input / output units, wherein each of the plurality of signal input / output units is provided with a channel supplied from the control means.
- the signal input / output unit is selected by the channel selection information, the signal input / output unit is set based on the setting conditions supplied from the control unit.
- the setting condition memory stores the setting conditions of the signal input / output unit and the address of the channel selection memory in association with each other.
- a selection information extraction unit for extracting channel selection information from the channel selection memory based on the address of the channel selection memory extracted by the setting condition extraction unit; a setting condition extracted by the setting condition extraction unit; and a selection information extraction unit.
- a setting condition supply unit for supplying the extracted channel selection information to the plurality of signal input / output units.
- the setting condition extraction unit extracts a setting condition including a plurality of setting data from a setting condition memory and an address of a plurality of channel selection memories for each of a plurality of setting data.
- the selection information extracting unit extracts the setting condition extraction unit.
- a plurality of channel selection information is extracted from the channel selection memory based on the addresses of the plurality of channel selection memories obtained, and the setting condition supply unit extracts the plurality of setting data extracted by the setting condition extraction unit and the selection information extraction unit.
- the obtained plurality of channel selection information may be supplied to a plurality of signal input / output units.
- the setting condition memory further stores the address and size of the setting condition memory in association with each other, and the setting condition extracting unit extracts the address and size of the setting condition memory from the setting condition memory, and extracts the extracted setting condition memory.
- the number of setting data and the address of the channel selection memory indicated by the extracted size may be extracted from the above address.
- the channel selection memory stores the channel selection information in which the flag “1” is held in association with the signal input / output unit to be set and the flag “0” is held in association with the signal input / output unit not to be set.
- the setting condition supply unit stores the setting conditions extracted by the setting condition extraction unit into a plurality of signal input / outputs. It is not necessary to supply to the section.
- test modules each having multiple signal input / output units, channel selection memory, setting condition memory, setting condition extraction unit, selection information extraction unit, and setting condition supply unit, and setting conditions for multiple signal input / output units
- a test processor for providing a setting instruction to the plurality of test modules, and a plurality of setting condition memories of each of the plurality of test modules store different setting conditions in an area of the same address.
- the plurality of setting condition extraction units respectively extract a plurality of different setting conditions from each of the plurality of setting condition memories based on an address of the setting condition memory included in the setting instruction provided from the test processor, and output the plurality of setting conditions.
- the supply unit applies the plurality of setting conditions extracted by the plurality of setting condition extraction units to the plurality of signal input / output units, respectively. It may be supplied.
- a test apparatus including a plurality of signal input / output units for inputting or outputting a test signal to each of a plurality of terminals of an electronic device.
- a setting method for setting the setting conditions of the signal input / output section wherein the setting conditions of the signal input / output section are extracted from the setting condition memory, and each of the plurality of signal input / output sections is set based on the setting conditions. Extracting channel selection information from the channel selection memory indicating whether or not the power to perform the operation is determined.
- the setting conditions extracted from the setting condition memory and the channel selection information extracted from the channel selection memory are transmitted to a plurality of signal input / output units. And when each of the plurality of signal input / output units is selected according to the supplied channel selection information, the signal input / output unit is selected based on the supplied setting conditions. And setting a value. .
- FIG. 1 is a diagram showing an example of a configuration of a test apparatus 100 according to an embodiment of the present invention.
- FIG. 2 is a diagram showing an example of the data configuration of the setting condition memory 1 18 and the channel selection memory 1 16.
- FIG. 3 is a diagram illustrating an example of a selection bit string stored in the channel selection memory 1 16.
- FIG. 4 is a diagram showing an example of a data configuration of a write command to the common condition recording unit of the setting condition memory 118 generated by the test processor 102.
- FIG. 1 shows an example of a configuration of a test apparatus 100 according to an embodiment of the present invention.
- Test equipment The device 100 performs a test by inputting a test signal to the electronic device and determining whether or not the electronic device is good.
- the test apparatus 100 needs to change the environment settings of the waveform generator and the waveform comparator according to each test condition. Therefore, the test apparatus 100 of the present embodiment aims at shortening the set time of the test conditions.
- the test apparatus 100 includes a test port processor 102 for issuing a setting instruction to set a predetermined setting condition, and a plurality of setting devices for setting the setting condition based on the setting instruction generated by the test processor 102.
- Test module 104 The test processor 102 provides setting instructions to a plurality of test modules 104 via a system bus 106 having a broadcast function.
- the test module 104 has a plurality of signal input / output units 108 for inputting or outputting test signals to each of a plurality of terminals of the electronic device, and a plurality of signal input / output units 108 respectively.
- the channel selection memory 1 16 that stores a plurality of channel selection information indicating whether setting should be performed based on the conditions, the setting conditions of the signal input / output unit 108, and the logical address of the channel selection memory 116 Control that extracts channel selection information and setting conditions based on the setting condition memory 1 18 stored in association with the setting instruction supplied from the test processor 102 and supplies it to the signal input / output unit 108.
- a circuit 120 is an example of the control means of the present invention.
- a setting condition memory is set based on the setting instruction.
- the setting conditions stored in 118 and the channel selection information stored in the channel selection memory 116 are extracted and supplied to a plurality of signal input / output units 108 via the internal bus 109.
- the output unit 108 is a waveform generator that generates a test signal to be input to the electronic device, and a waveform comparison unit that compares the signal output from the electronic device with the expected value in response to the input test signal.
- a DC applied measuring device 114 for measuring the DC voltage applied to the electronic device or the DC voltage output from the electronic device.
- the control circuit 1 2 0 setting conditions for extracting the setting condition from the setting condition memory 1 1 8 extractor E 2 2, a selection information extraction unit 1 2 4 for extracting channel selection information from the channel selection memory 1 16, a setting condition extracted by the setting condition extraction unit 1 22, and a channel extracted by the selection information extraction unit 1 2 4
- a setting condition supply unit for supplying selection information to the plurality of signal input / output units.
- the test processor 102 provides setting instructions for setting the setting conditions to the plurality of signal input / output units 108 to the plurality of test modules 104.
- the setting condition extracting unit 122 receives a setting instruction including a logical address of the setting condition memory 118 from the test processor 102.
- the setting condition extracting unit 122 sets the setting condition and the setting condition from the setting condition memory 118 based on the logical address of the setting condition memory 118 provided from the test processor 102.
- the logical address of the channel selection memory 1 16 is extracted.
- the selection information extraction unit 124 extracts channel 'selection information from the channel selection memory 116 based on the logical address of the channel selection memory 116 extracted by the setting condition extraction unit 122.
- the setting condition supply unit 126 supplies the setting conditions extracted by the setting condition extraction unit 122 and the channel selection information extracted by the selection information extraction unit 124 to the plurality of signal input / output units 108. Supply.
- Each of the plurality of signal input / output units 108 determines whether or not the signal input / output unit 108 is selected based on the channel selection information supplied from the setting condition supply unit 126.
- Each of the plurality of signal input / output units 108 receives the setting conditions supplied from the setting condition supply unit 126 when the signal input / output units 108 are selected by the channel selection information. Based on this, the signal input / output unit 108 is set. Specifically, the applied voltage value, test mode setting, test environment setting, etc. are performed.
- FIG. 2 shows an example of the data configuration of the setting condition memory 1 18 and the channel selection memory 1 16.
- the setting condition memory 118 stores a condition group specification part (bl, b2, b3, b4, ...) that specifies the storage location of the setting condition, and a common setting for the plurality of test modules 104.
- a common condition recording section (b21, b22, b23, b24, ...) for storing setting conditions, and a fixed condition storing different setting conditions for a plurality of test modules 104 Conditional recording section (b 41, b 42, b 43, b 44).
- the setting condition memory 118 stores the logical address of the setting condition memory 118 and the data size in association with each other in the condition group designating section. A combination of the logical address and the data size is prepared for each setting condition. Specifically, the setting condition memory 1 18 stores “condition 1—logical address” and “condition 1—data size” as a pair, and “condition 2—logical address” and “condition 2—data size”. And are stored as a pair.
- the setting condition memory 118 stores the “real address” and the “real data” in the common condition recording unit in association with each other.
- the “real address” includes the logical address of the channel selection memory 116 and the setting address of the setting location in the signal input / output unit 108, and the “real data” is the setting data indicating the setting conditions. is there.
- the setting address of the setting location in the signal input / output unit 108 is, for example, identification information of a DC applied measuring instrument, and the setting data indicating the setting condition is, for example, an applied voltage value.
- the plurality of setting condition memories 118 included in the plurality of test modules 104 store common setting conditions as “real addresses” and “real data” in the same logical address area.
- the setting condition memory 118 stores “correction real address” and “correction real data” in the unique condition recording unit in association with each other.
- the “correction real address” includes the logical address of the channel selection memory 116 and the setting address of the setting location in the signal input / output unit 108, and the “correction real data” indicates the setting condition. Is the setting data.
- the plurality of setting condition memories 118 included in the plurality of test modules 104 respectively store the individual characteristics of the signal input / output unit 108 included in the plurality of test modules 104 in the same logical address area. Individual setting conditions that vary depending on the conditions are stored as “correction actual address” and “correction actual data”.
- the setting condition extracting unit 122 extracts the logical address and the data size of the setting condition memory 118 from the setting condition memory 118. For example, “condition 1—logical address” and “condition 1—data size J” are extracted. Then, the setting condition extracting unit 122 reads from the setting condition memory 118 a setting condition including a plurality of setting data. The logical addresses of the plurality of channel selection memories 1 16 for each of a plurality of setting data are extracted. The matter extraction unit 122 extracts the “real addresses” and “real data” of the number indicated by the extracted data size from the logical address strength of the extracted setting condition memory 118.
- the selection information extracting unit 124 is configured to store the channel selection memory based on the logical addresses of the plurality of channel selection memories 116 included in the plurality of real addresses extracted by the setting condition extraction unit 122. Extract a plurality of channel selection information from 1 16.
- the “selection bit string 1” that is the channel selection information is extracted, and the “real address ( 1) 2) If the logical address of the channel selection memory 1 16 included in J is “a 2”, “selection bit string 2” as channel selection information is extracted. ⁇
- the setting condition supply unit 126 inputs the plurality of setting data extracted by the setting condition extraction unit 122 and the plurality of channel selection information extracted by the selection information extraction unit 124 to a plurality of signals. It is supplied to the output unit 108. For example, “real address (111)”, “real data (111)”, and “selected bit string 1”, “real address (112)”, “real data (1-2)” , And “Selected bit string 2” are supplied to the signal input / output unit 108. When the signal input / output unit 108 is selected by the “selection bit 1”, the plurality of signal input / output units 108 are designated by the set address included in the “real address (1-1)”. The setting location to be set is set based on the “actual data (1-1)”.
- the plurality of setting condition extraction units 1 2 based on the logical address of the setting condition memory 1 18 included in the setting instruction provided from the test processor 102, read from each of the plurality of setting condition memories 1 18.
- a plurality of different setting conditions “real address for correction” and “real data for correction” may be respectively extracted.
- the plurality of setting condition supply units 126 input the plurality of setting conditions “real address for correction” and “real data for correction” which are extracted by the plural setting condition extracting units 122 to a plurality of signals, respectively.
- the signals may be supplied to the output units 108, respectively.
- the plurality of setting condition memories 118 can store different setting conditions for each specification of the signal input / output unit 108, the memory use efficiency can be reduced.
- the channel selection information memory 116 stores information indicating whether or not the setting of each signal input / output unit 108 should be performed in association with each of the plurality of signal input / output units 108. Specifically, the channel selection memory 116 holds the flag ⁇ 1 ”corresponding to the signal input / output unit 108 to be set, and the signal input / output unit 108 not to be set. The channel selection information holding the flag “0” is stored in correspondence with
- the setting condition supply unit 126 calculates the logical sum of a plurality of flags held by the channel selection information extracted by the selection information extraction unit 124.
- the setting condition supply unit 126 supplies the setting condition and the channel selection information to the plurality of signal input / output units 108.
- the setting condition supply unit 126 does not supply the setting condition and the channel selection information to the plurality of signal input / output units 108.
- the setting conditions to be discarded without being used in the signal input / output unit 108 are set and discarded in advance in the condition supply unit 126, thereby reducing the data transmission amount in the internal path 109. be able to.
- test processor 102 issues a write command to the setting condition memory 118 of the plurality of test modules 104 and stores the write command in the storage device such as a hard disk.
- the set conditions are written to the common condition recording section of the set condition memory 118 of each of the plurality of test modules 104.
- the test processor 102 stores the physical address of the test module 104 and the logical address of the setting condition memory 118 in the address section, and the logical address of the channel selection memory 116 as shown in FIG. And a write instruction in which the real address including the set address of the set location in the signal input / output section 108 is held in the data section. It is supplied to the setting condition memory 1 18 via 2.
- the test processor 102 stores the physical address of the test module 104 and the logical address of the setting condition memory 118 as shown in FIG.
- the write instruction in which the actual data is stored in the data section is supplied to the setting condition memory 118 via the setting condition extracting section 122.
- the setting condition memory 1 18 stores the logical address of the channel selection memory 1 16 in the logical address area of the setting condition memory 1 18 of the test module 104 specified in the address section shown in FIG. 4 (a). Holds the "real address" including the set address of the set point in the input / output signal input / output unit 108.
- the setting condition memory 118 stores setting data indicating the setting conditions in the logical address area of the setting condition memory 118 of the test module 104 specified in the address section shown in FIG. 4B. Hold some "real data".
- the time required for the test processor 102 to generate the write command is reduced.
- the overhead of the transmission time in the system bus 106 due to the writing of the setting conditions can be reduced. Therefore, the overall test time can be reduced.
- the test processor 102 analyzes the test results, etc. Can perform other tasks. Therefore, the degree of parallelism in the test increases, and the overall test time can be reduced.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Tests Of Electronic Circuits (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Abstract
Description
Claims
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005503684A JP4520942B2 (ja) | 2003-03-19 | 2004-03-16 | 試験装置及び設定方法 |
DE602004007906T DE602004007906T2 (de) | 2003-03-19 | 2004-03-16 | Testeinrichtung und einstellverfahren |
EP04721004A EP1612572B1 (en) | 2003-03-19 | 2004-03-16 | Test device and setting method |
US10/857,818 US7107172B2 (en) | 2003-03-19 | 2004-06-01 | Test apparatus and setting method therefor |
US11/415,718 US20060212252A1 (en) | 2003-03-19 | 2006-05-02 | Test apparatus and setting method therefor |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2003-074898 | 2003-03-19 | ||
JP2003074898 | 2003-03-19 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/857,818 Continuation US7107172B2 (en) | 2003-03-19 | 2004-06-01 | Test apparatus and setting method therefor |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2004083879A1 true WO2004083879A1 (ja) | 2004-09-30 |
Family
ID=33027852
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2004/003456 WO2004083879A1 (ja) | 2003-03-19 | 2004-03-16 | 試験装置及び設定方法 |
Country Status (9)
Country | Link |
---|---|
US (2) | US7107172B2 (ja) |
EP (1) | EP1612572B1 (ja) |
JP (1) | JP4520942B2 (ja) |
KR (1) | KR20050109548A (ja) |
CN (1) | CN100445761C (ja) |
DE (1) | DE602004007906T2 (ja) |
MY (2) | MY146849A (ja) |
TW (1) | TWI317817B (ja) |
WO (1) | WO2004083879A1 (ja) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPWO2011001462A1 (ja) * | 2009-06-29 | 2012-12-10 | 株式会社アドバンテスト | 試験装置 |
CN106019120A (zh) * | 2016-05-12 | 2016-10-12 | 中国电子科技集团公司第四十研究所 | 基于可扩展器件测试库的测试管理方法 |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8547125B2 (en) | 2010-01-26 | 2013-10-01 | Advantest Corporation | Test apparatus and test module |
CN104730448B (zh) * | 2013-12-20 | 2017-07-28 | 致茂电子股份有限公司 | 自动测试设备资源配置方法与自动测试通道配置装置 |
CN104764942B (zh) * | 2014-01-02 | 2018-08-14 | 致茂电子股份有限公司 | 自动测试设备及其控制方法 |
TWI588504B (zh) * | 2015-12-23 | 2017-06-21 | 致茂電子股份有限公司 | 自動測試通道配置裝置及其控制方法 |
CN109507569A (zh) * | 2018-12-20 | 2019-03-22 | 深圳市长龙铁路电子工程有限公司 | 一种机车信号车载设备解码板的io测试方法 |
CN111208380A (zh) * | 2020-04-17 | 2020-05-29 | 北京全路通信信号研究设计院集团有限公司 | 一种轨道电路室外设备测试装置、***及方法 |
JP2022044114A (ja) * | 2020-09-07 | 2022-03-17 | キオクシア株式会社 | 半導体集積回路およびその試験方法 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002062340A (ja) * | 2000-08-23 | 2002-02-28 | Toshiba Corp | 半導体試験装置 |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4070565A (en) * | 1976-08-18 | 1978-01-24 | Zehntel, Inc. | Programmable tester method and apparatus |
US5390129A (en) * | 1992-07-06 | 1995-02-14 | Motay Electronics, Inc. | Universal burn-in driver system and method therefor |
JPH07218602A (ja) | 1994-02-07 | 1995-08-18 | Advantest Corp | 半導体試験装置 |
US5805610A (en) * | 1997-04-28 | 1998-09-08 | Credence Systems Corporation | Virtual channel data distribution system for integrated circuit tester |
US6374379B1 (en) * | 1999-02-05 | 2002-04-16 | Teradyne, Inc. | Low-cost configuration for monitoring and controlling parametric measurement units in automatic test equipment |
US6557128B1 (en) * | 1999-11-12 | 2003-04-29 | Advantest Corp. | Semiconductor test system supporting multiple virtual logic testers |
US6567941B1 (en) * | 2000-04-12 | 2003-05-20 | Advantest Corp. | Event based test system storing pin calibration data in non-volatile memory |
US7003697B2 (en) * | 2001-07-02 | 2006-02-21 | Nextest Systems, Corporation | Apparatus having pattern scrambler for testing a semiconductor device and method for operating same |
US6885961B2 (en) * | 2002-02-28 | 2005-04-26 | Teradyne, Inc. | Hybrid tester architecture |
US6941232B2 (en) * | 2003-01-28 | 2005-09-06 | Texas Instruments Incorporated | Method and apparatus for performing multi-site integrated circuit device testing |
JP4520945B2 (ja) * | 2003-05-21 | 2010-08-11 | 株式会社アドバンテスト | 試験装置及びテストモジュール |
-
2004
- 2004-03-16 KR KR1020057016903A patent/KR20050109548A/ko not_active Application Discontinuation
- 2004-03-16 DE DE602004007906T patent/DE602004007906T2/de not_active Expired - Lifetime
- 2004-03-16 WO PCT/JP2004/003456 patent/WO2004083879A1/ja active IP Right Grant
- 2004-03-16 JP JP2005503684A patent/JP4520942B2/ja not_active Expired - Fee Related
- 2004-03-16 EP EP04721004A patent/EP1612572B1/en not_active Expired - Fee Related
- 2004-03-16 CN CNB2004800072127A patent/CN100445761C/zh not_active Expired - Fee Related
- 2004-03-17 MY MYPI20072210A patent/MY146849A/en unknown
- 2004-03-17 MY MYPI20040939A patent/MY146074A/en unknown
- 2004-03-18 TW TW093107212A patent/TWI317817B/zh not_active IP Right Cessation
- 2004-06-01 US US10/857,818 patent/US7107172B2/en not_active Expired - Fee Related
-
2006
- 2006-05-02 US US11/415,718 patent/US20060212252A1/en not_active Abandoned
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002062340A (ja) * | 2000-08-23 | 2002-02-28 | Toshiba Corp | 半導体試験装置 |
Non-Patent Citations (1)
Title |
---|
See also references of EP1612572A4 * |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPWO2011001462A1 (ja) * | 2009-06-29 | 2012-12-10 | 株式会社アドバンテスト | 試験装置 |
CN106019120A (zh) * | 2016-05-12 | 2016-10-12 | 中国电子科技集团公司第四十研究所 | 基于可扩展器件测试库的测试管理方法 |
Also Published As
Publication number | Publication date |
---|---|
US20060212252A1 (en) | 2006-09-21 |
CN1761885A (zh) | 2006-04-19 |
CN100445761C (zh) | 2008-12-24 |
JPWO2004083879A1 (ja) | 2006-06-22 |
US7107172B2 (en) | 2006-09-12 |
DE602004007906D1 (de) | 2007-09-13 |
TWI317817B (en) | 2009-12-01 |
EP1612572A4 (en) | 2006-04-19 |
JP4520942B2 (ja) | 2010-08-11 |
KR20050109548A (ko) | 2005-11-21 |
EP1612572A1 (en) | 2006-01-04 |
US20040220763A1 (en) | 2004-11-04 |
DE602004007906T2 (de) | 2008-04-10 |
TW200428009A (en) | 2004-12-16 |
MY146074A (en) | 2012-06-29 |
MY146849A (en) | 2012-09-28 |
EP1612572B1 (en) | 2007-08-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7848899B2 (en) | Systems and methods for testing integrated circuit devices | |
US20030102882A1 (en) | Test apparatuses for semiconductor integrated circuits | |
US20050257102A1 (en) | Masking within a data processing system having applicability for a development interface | |
JP2000011691A (ja) | 半導体試験装置 | |
US20060212252A1 (en) | Test apparatus and setting method therefor | |
WO2005091305A1 (ja) | 試験装置及び試験方法 | |
TW471086B (en) | Apparatus for testing semiconductor memory | |
CN112416824A (zh) | efuse读写控制器、芯片、电子设备及控制方法 | |
JP2020193899A (ja) | 試験装置 | |
US8341330B2 (en) | Method and system for enhanced read performance in serial peripheral interface | |
CN202475547U (zh) | 电压转换适配板 | |
US20180039571A1 (en) | Semiconductor test apparatus for controlling tester | |
US20060098506A1 (en) | Semiconductor memory device capable of storing data of various patterns and method of electrically testing the semiconductor memory device | |
US6684271B1 (en) | Method and apparatus for changing context in link channelization | |
WO2009122699A1 (ja) | 試験モジュール、試験装置および試験方法 | |
JP4679428B2 (ja) | 試験装置および試験方法 | |
CN110399325B (zh) | 一种基于iic总线协议的改进型ip核 | |
US20050270865A1 (en) | Test apparatus with memory data converter for redundant bit and word lines | |
KR100830959B1 (ko) | 낸드 플래쉬 메모리 소자의 테스트 장치 | |
TWI227856B (en) | System for displaying waveforms of data signals and method thereof | |
GB2404754A (en) | Trace data source identification within a trace data stream | |
US8296611B2 (en) | Test circuit for input/output array and method and storage device thereof | |
KR100891408B1 (ko) | 불휘발성 메모리 장치 | |
JPH11153651A (ja) | Ic試験装置 | |
CN110730359A (zh) | 一种视频流数据读取方法、装置、设备及存储介质 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 10857818 Country of ref document: US |
|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): BW GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2005503684 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020057016903 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2004721004 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 20048072127 Country of ref document: CN |
|
WWP | Wipo information: published in national office |
Ref document number: 1020057016903 Country of ref document: KR |
|
WWP | Wipo information: published in national office |
Ref document number: 2004721004 Country of ref document: EP |
|
WWG | Wipo information: grant in national office |
Ref document number: 2004721004 Country of ref document: EP |