WO2002091580A3 - Phasenregelschleife - Google Patents

Phasenregelschleife Download PDF

Info

Publication number
WO2002091580A3
WO2002091580A3 PCT/DE2002/001674 DE0201674W WO02091580A3 WO 2002091580 A3 WO2002091580 A3 WO 2002091580A3 DE 0201674 W DE0201674 W DE 0201674W WO 02091580 A3 WO02091580 A3 WO 02091580A3
Authority
WO
WIPO (PCT)
Prior art keywords
frequency
phase locked
locked loop
tuning
vtune
Prior art date
Application number
PCT/DE2002/001674
Other languages
English (en)
French (fr)
Other versions
WO2002091580A2 (de
Inventor
Bart Balm
Walter Mevissen
Original Assignee
Infineon Technologies Ag
Bart Balm
Walter Mevissen
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies Ag, Bart Balm, Walter Mevissen filed Critical Infineon Technologies Ag
Priority to DE50209976T priority Critical patent/DE50209976D1/de
Priority to EP02737835A priority patent/EP1386400B1/de
Publication of WO2002091580A2 publication Critical patent/WO2002091580A2/de
Publication of WO2002091580A3 publication Critical patent/WO2002091580A3/de
Priority to US10/705,521 priority patent/US6924706B2/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
    • H03L7/187—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using means for coarse tuning the voltage controlled oscillator of the loop
    • H03L7/189—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using means for coarse tuning the voltage controlled oscillator of the loop comprising a D/A converter for generating a coarse tuning voltage
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
    • H03L7/187—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using means for coarse tuning the voltage controlled oscillator of the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L2207/00—Indexing scheme relating to automatic control of frequency or phase and to synchronisation
    • H03L2207/06—Phase locked loops with a controlled oscillator having at least two frequency control terminals

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

Es ist eine Phasenregelschleife mit einem spannungsgesteuerten Oszillator (1) mit zwei Abstimmeingängen (11, 12) angegeben, von denen einem Abstimmeingang (11) in einer herkömmlichen Phasenregelschleife über einen Frequenzteiler (2) ein Rückkopplungssignal (VTUNE) zuführbar ist und bei dem ein ohnehin zum Einstellen des Teilerverhältnisses der PLL und damit zur Frequenzvorwahl vorliegendes Frequenzwort, zusätzlich zur Zuführung zum Frequenzteiler (2), zu einer kompensierenden Abstimmung von frequenzbestimmenden Bauelementen (14) im Oszillator (1) eingesetzt ist. Die vorliegende Phasenregelschleife ermöglicht, insbesondere in kostengünstigen Open-Loop-Modulationsverfahren, eine deutliche Verringerung der Frequenzdrifts durch eine geringere oder verschwindende Abweichung der Abstimmspannung (VTUNE) im Zusammenhang mit einer Reduzierung des Memory-Effekts von Kondensatoren in Schleifenfiltern (6) mit besonders einfachen schaltungstechnischen Maßnahmen.
PCT/DE2002/001674 2001-05-08 2002-05-08 Phasenregelschleife WO2002091580A2 (de)

Priority Applications (3)

Application Number Priority Date Filing Date Title
DE50209976T DE50209976D1 (de) 2001-05-08 2002-05-08 Phasenregelschleife
EP02737835A EP1386400B1 (de) 2001-05-08 2002-05-08 Phasenregelschleife
US10/705,521 US6924706B2 (en) 2001-05-08 2003-11-10 Phase locked loop

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE10122194.0 2001-05-08
DE10122194A DE10122194A1 (de) 2001-05-08 2001-05-08 Phasenregelschleife

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US10/705,521 Continuation US6924706B2 (en) 2001-05-08 2003-11-10 Phase locked loop

Publications (2)

Publication Number Publication Date
WO2002091580A2 WO2002091580A2 (de) 2002-11-14
WO2002091580A3 true WO2002091580A3 (de) 2003-04-10

Family

ID=7683934

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/DE2002/001674 WO2002091580A2 (de) 2001-05-08 2002-05-08 Phasenregelschleife

Country Status (4)

Country Link
US (1) US6924706B2 (de)
EP (1) EP1386400B1 (de)
DE (2) DE10122194A1 (de)
WO (1) WO2002091580A2 (de)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6388532B1 (en) * 2000-02-15 2002-05-14 Cardinal Components, Inc. System and method for programming oscillators
FR2855341B1 (fr) * 2003-05-22 2005-08-05 Eads Telecom Circuit de commande de decalage en tension pour pll
DE102004014204B4 (de) * 2004-03-23 2006-11-09 Infineon Technologies Ag Phasenregelkreis und Verfahren zur Phasenkorrektur eines frequenzsteuerbaren Oszillators
US7321267B2 (en) 2005-03-23 2008-01-22 Nokia Corporation Compensating capacitive dielectric absorption induced frequency error in a phase locked loop
JP5485408B2 (ja) 2009-11-09 2014-05-07 エプコス アクチエンゲゼルシャフト インピーダンス回路および信号変換のための方法

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57160227A (en) * 1981-03-30 1982-10-02 Fujitsu Ltd Frequency synthesizer
WO1989006456A1 (en) * 1988-01-07 1989-07-13 Motorola, Inc. Low voltage and low power frequency synthesizer
EP0412491A2 (de) * 1989-08-10 1991-02-13 Mitsubishi Denki Kabushiki Kaisha Frequenzsynthesierer
GB2282285A (en) * 1993-08-13 1995-03-29 Nec Corp VCO; Frequency synthesizers
DE19938515A1 (de) * 1999-08-13 2001-03-22 Siemens Ag Synthesizer für ein Kommunikationsgerät

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4074209A (en) * 1976-12-13 1978-02-14 Rca Corporation Wide range frequency modulation of narrow loop bandwidth phase-locked oscillators
JPH0613898A (ja) * 1992-06-29 1994-01-21 Nec Corp 周波数シンセサイザ
US5557242A (en) * 1995-05-22 1996-09-17 Motorola, Inc. Method and apparatus for dielectric absorption compensation
US5625325A (en) * 1995-12-22 1997-04-29 Microtune, Inc. System and method for phase lock loop gain stabilization

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57160227A (en) * 1981-03-30 1982-10-02 Fujitsu Ltd Frequency synthesizer
WO1989006456A1 (en) * 1988-01-07 1989-07-13 Motorola, Inc. Low voltage and low power frequency synthesizer
EP0412491A2 (de) * 1989-08-10 1991-02-13 Mitsubishi Denki Kabushiki Kaisha Frequenzsynthesierer
GB2282285A (en) * 1993-08-13 1995-03-29 Nec Corp VCO; Frequency synthesizers
DE19938515A1 (de) * 1999-08-13 2001-03-22 Siemens Ag Synthesizer für ein Kommunikationsgerät

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACTS OF JAPAN vol. 006, no. 264 (E - 150) 23 December 1982 (1982-12-23) *

Also Published As

Publication number Publication date
DE10122194A1 (de) 2002-11-28
EP1386400B1 (de) 2007-04-18
US20040100311A1 (en) 2004-05-27
DE50209976D1 (de) 2007-05-31
EP1386400A2 (de) 2004-02-04
WO2002091580A2 (de) 2002-11-14
US6924706B2 (en) 2005-08-02

Similar Documents

Publication Publication Date Title
US7936223B2 (en) Low spur phase-locked loop architecture
WO2001001577A8 (en) Adjustable bandwidth phase locked loop with fast settling time
WO2000014879A3 (de) Digitaler pll-frequenzsynthesizer
CA2114984A1 (en) Wide Band, Low-Noise, Fine Step Tuning, Phase Locked Loop Frequency Synthesizer
TW377539B (en) Phase lock loop for display monitor
AU2002231624A1 (en) Radio transceiver having a phase-locked loop circuit
WO2002091580A3 (de) Phasenregelschleife
US7292118B2 (en) Modulator
WO2002099974A3 (en) Tunable voltage controlled oscillator circuit having aided acquisition and methods for operating the same
US6842081B2 (en) Dual frequency voltage controlled oscillator circuit
KR940005139A (ko) 입력 및 출력 신호용 공통 라인을 갖는 부궤환 제어 회로
AU2001264413A1 (en) Phase lock circuit
JPH07202638A (ja) 電圧制御発振器
EP0599505B1 (de) Abstimmbarer Resonanzkreis für spannungsgesteuerten Oszillator
KR19980026771A (ko) 급속 동기 위상 동기 루프 회로
Osa et al. Phase-locked loop design for on-chip tuning applications
KR940001806Y1 (ko) 프리스켈러에 안정된 발진신호 공급회로
JP2589531B2 (ja) 電圧制御発振器
EP1503500B1 (de) Phasenregelkreis
JPH10285027A (ja) Ｐｌｌ発振回路
JPH03186017A (ja) 位相同期発振回路
Osa et al. A novel PLL architecture
JP3142083B2 (ja) 広帯域周波数シンセサイザ
JPH08139525A (ja) 電圧制御型ｓａｗ発振器
JPH0345937B2 (de)

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): JP US

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 2002737835

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 10705521

Country of ref document: US

WWP Wipo information: published in national office

Ref document number: 2002737835

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: JP

WWW Wipo information: withdrawn in national office

Country of ref document: JP

WWG Wipo information: grant in national office

Ref document number: 2002737835

Country of ref document: EP