WO1999033181A2 - Fractional-n frequency synthesizer with jitter compensation - Google Patents
Fractional-n frequency synthesizer with jitter compensation Download PDFInfo
- Publication number
- WO1999033181A2 WO1999033181A2 PCT/IB1998/001972 IB9801972W WO9933181A2 WO 1999033181 A2 WO1999033181 A2 WO 1999033181A2 IB 9801972 W IB9801972 W IB 9801972W WO 9933181 A2 WO9933181 A2 WO 9933181A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- vco
- fractional
- frequency
- input
- signal
- Prior art date
Links
- 238000000034 method Methods 0.000 claims description 4
- 238000009877 rendering Methods 0.000 abstract 1
- 102000017177 Fibromodulin Human genes 0.000 description 8
- 108010013996 Fibromodulin Proteins 0.000 description 8
- 238000010586 diagram Methods 0.000 description 5
- 230000001413 cellular effect Effects 0.000 description 3
- 230000014509 gene expression Effects 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 2
- 239000013078 crystal Substances 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 238000003786 synthesis reaction Methods 0.000 description 2
- 238000007599 discharging Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000000116 mitigating effect Effects 0.000 description 1
- 238000005457 optimization Methods 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 238000001228 spectrum Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
- H03L7/1974—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division
- H03L7/1976—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division using a phase accumulator for controlling the counter or frequency divider
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
- H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
- H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
- H03L7/0895—Details of the current generators
- H03L7/0898—Details of the current generators the source or sink current values being variable
Definitions
- Fractional-N frequency synthesizer with jitter compensation Fractional-N frequency synthesizer with jitter compensation.
- the invention relates to an electronic device that has a fractional-N frequency synthesizer with compensation circuitry to compensate for phase jitter.
- the device comprises, e.g., an integrated circuit or a digital communication apparatus.
- the invention also relates to a method of compensating phase jitter in a fractional-N frequency synthesizer.
- a frequency synthesizer creates multiple output signals, each with a different frequency, from a reference signal that has a highly stable reference frequency.
- the reference signal is generated by a crystal oscillator.
- a synthesizer comprises a voltage controllable oscillator (VCO) in a phase-locked-loop (PLL).
- VCO voltage controllable oscillator
- PLL phase-locked-loop
- the PLL controls the oscillator to keep the frequency and phase of the oscillator's output signal locked to those of the reference signal.
- the PLL has a phase detector to compare the phase of the oscillator's output signal with the phase of the reference signal. The detector controls a charge pump that supplies an error signal to the VCO in proportion to the phase difference detected. If the phase difference is zero, the pump provides a zero error signal.
- the PLL has a low-pass filter between the output of the pump and the control input of the VCO.
- the filter's task is to remove high- frequency contributions, e.g., noise, from the error signal that otherwise would modulate the VCO's frequency. If the bandwidth of the filter is made smaller, the PLL's noise performance is increased. However, lowering the bandwidth also increases the settling time that is needed for the PLL to lock in on the reference signal.
- the output frequency is divided by an integer factor N prior to carrying out phase comparison with the reference frequency. The division enables comparing frequencies that have similar values.
- the factor N can be made variable to provide a plurality of different output frequencies, e.g., for switching between channels in a communication device.
- the divider is usually implemented with a counter.
- the factor N is an integer.
- the resolution in the divided output frequency equals the reference frequency.
- the resolution can be made finer by using a lower reference frequency.
- the error signal supplied by the phase detector follows then the detected phase difference more slowly.
- the low-pass filter then has to have a lower cut-off frequency that increases the settling time as mentioned above.
- Fractional-N division provides a solution to this conflict between fine resolution and settling time.
- Frequency synthesizers with a PLL and a fractional- N division are discussed in, e.g., U.K. patent 1,560,233 and in "Fractional-N PLL Provides Fast, Low-Noise Synthesis", Wing S. Djen and Daniel Linebarger, Microwaves & RF, May 1994.
- Fractional-N division generates an output frequency whose ratio with the reference frequency is not an integer.
- a programmable frequency divider is located between the VCO and the phase detector, and the divide factor is switched between N and N+l on a proportion x of the VCO's cycles giving on the average a division ratio close to N+x.
- Fractional-N division in a frequency synthesizer helps to obtain a good frequency resolution, which is specially important in digital cellular standards.
- the fractional divide process causes variations in the period of the waveform at the output of the programmable divider. Division by N+l requires one more input cycle than dividing by N. The result is a periodic phase error that causes corresponding side bands (fractional spurs) in the VCO's output spectrum.
- the output of the divider is modulated with a fractional phase ripple as a result of the periodically changing division ratios. This ripple causes phase jitter in the VCO's output signal. This jitter is the short-term variations of the significant instants of the VCO's output signal from their ideal positions in time.
- U.K. patent 1,560,233 mentioned above and herewith incorporated by reference, teaches mitigating the jitter effects using voltage compensation.
- An analog compensation voltage is generated, which is added to the output voltage of the phase comparator at the input of the loop filter.
- the known synthesizer comprises an accumulator whose capacity is referred to as fractional modulus and whose content gets increased by a certain fractional increment every time the programmable divider supplies an output pulse. Assume that the accumulator is set to zero. Every N cycles of the VCO the divider supplies an output pulse in response to which the fractional increment is being added to the content of the accumulator.
- the dividing factor When the accumulator overflows, i.e., has reached the fractional modulus, the dividing factor is changed to N+l .
- the dividing factor is reset to N after the divider has supplied its next output pulse. Accordingly, the fraction x is equal to the reciprocal of the integer number of times the fractional increment fits into the fractional modulus.
- the frequency division by a factor N+x is correct, the instantaneous phase of the VCO's output signal is not constant.
- the input to the phase detector representing the VCO's output signal divided by N advances on the reference signal and produces a ramp error in the phase difference. This ramp causes the jitter at the VCO's output.
- the content of the accumulator is proportional to this phase difference and, if scaled properly, converted to a voltage and subtracted from the error signal supplied by the phase detector, compensates to some degree for the jitter.
- the induced jitter is considered an amount of charge Q JITTER taken from the low-pass filter and proportional to: (1) QJITTER ⁇ IPUMP / [Fvco * FMOD ]• wherein: I PUMP is the value of the main charge pump current; Fvco is the VCO's frequency, and F MOD is the fractional modulus (a dimensionless quantity).
- Compensation is achieved by supplying a compensation charge Q COMP timed by the reference frequency F REF according to the proportionality relationship: (2) QCOMP ⁇ ICOMP FREF - wherein I COMP is the magnitude of the compensation current. Combining expressions (1) and (2) gives as a result for the compensation current:
- the operation of the pump producing the compensation current depends on the reference frequency F EF , and on the frequency Fvco of the VCO's output signal.
- the known current compensation scheme functions well, but depends on the chosen reference frequency and on the frequency at which the VCO is supposed to operate. This demands that the compensating pump producing the compensation current is required to operate over a range of current densities that depends on the chosen frequencies. In other words, the compensation pump is to be redesigned for each individual frequency range in order to provide optimum performance. It is an object of the present invention to provide a system with a fractional-N frequency synthesizer whose compensation circuitry renders the synthesizer suitable for a wider range of frequencies than that of the known synthesizers.
- the invention provides an electronic device with a fractional-N frequency synthesizer.
- the synthesizer has a VCO with an output for supplying an output signal of a particular frequency, and an input for receipt of a control signal for controlling the operation of the VCO.
- the synthesizer has compensation circuitry coupled to the input to compensate the output signal for phase jitter and comprising a charge pump for supplying a compensation current to the input and whose timing is derived from the output signal.
- the timing for the compensation charge is derived from the VCO's frequency, preferably substantially inversely proportional to the VCO's frequency Fvco according to: (4) QCOMP «• ICOMP / Fvco ,
- the compensation current in the invention is independent of the frequency range of the VCO and of the reference frequency.
- This approach renders the synthesizer of the invention highly suitable for use as a modular building block. Note that in the low-voltage 2GHz fractional-N synthesizer SA8025A, mentioned above, the timing is derived from the reference frequency, and that therefore, each frequency range requires an individual optimization of the compensation current source.
- Fig.l is a block diagram of a fractional-N synthesizer
- Fig.2 is a block diagram of a portion of the fractional controller in the synthesizer
- Fig.3 is a block diagram of a controlled compensation charge pump in the invention..
- PREFERRED EMBODIMENTS Fig.l is a block diagram of a typical fractional-N synthesizer 100.
- Synthesizer 100 comprises a VCO 102, a programmable frequency divider 104, a phase detector 106 and a low-pass loop filter 108.
- An output of VCO 102 supplies an output signal with frequency Fvco- Divider 104 is connected to the output of VCO 102 and supplies a signal with the divided frequency to detector 106.
- a reference signal with a reference frequency F REF is supplied to detector 106 here derived from a crystal oscillator 110 via a second divider 111.
- Detector 106 supplies an error signal to VCO 102 via loop filter 108.
- the phase detector comprises a charge pump (not shown) driven in a conventional manner for charging or discharging the capacitance of the control input of VCO 102.
- the charge pump includes current sources that supply or sink an amount of charge typically proportional to the phase difference detected.
- divider 104 alternately divides frequency Fvco by a factor N and a factor N+l, wherein N is an integer. Division by non-integer values is achieved on the average by dividing by N+l instead of by N for a fraction of the time.
- synthesizer has a fractional controller 112 for control of divider 104.
- fractional controller 112 is programmable with respect to the division N of programmable divider 104, the fractional modulus FMOD and the fractional increment NF, further explained below.
- Controller 112 comprises a modulo- FMOD accumulator 202 and an adder 204.
- the capacity of accumulator 202 is referred to as the fractional modulus or FMOD.
- Accumulator 112 stores a digital word whose value in digital representation can have a value up to the fractional modulus FMOD.
- adder 114 increments the content of accumulator 112 by a fractional increment NF.
- accumulator 112 overflows it creates a carry signal.
- the carry signal is supplied to divider 104.The presence or absence of the carry signal then determines whether the dividing factor of divider 104 is set to N+l or to N.
- the digital value contained in accumulator 112 is representative of the phase difference between the divided output signal of VCO 102 and the reference signal with frequency F R E F -
- the divided signal of VCO 102 advances every cycle on the reference signal by an amount proportional to 1/F MOD -
- the charge taken from filter 108 is given by expression (1) introduced above:
- phase jitter is the manifestation of this undesired flow of charge Q JITTER -
- the phase jitter is compensated for by supplying a compensation charge Q COMP , now according to expression (4) above:
- the compensation pump must supply a current I COMP proportional to:
- Fig.3 is a block diagram of a portion of synthesizer 300 according to the invention and integrated in a digital communication device for use in, e.g., the GSM system (Global System for Mobile, Pan European Cellular), or ADC (American Digital Cellular).
- Synthesizer 300 comprises a circuit 302 that has a generator for generating a reference current I ref .
- the generator in this example has a differential amplifier 304 that controls a transistor 306 so that a voltage across a reference resistor R N is kept equal to a reference voltage V BG •
- the reference current I ref defined hereby is mirrored and scaled through a current mirror 308.
- Mirror 308 has a first output that supplies a first output current I M that is used to scale the current delivered by the main charge pumps (not shown), and a second output current lei that is used to scale the current I COMP supplied by compensation charge pump 310.
- current Ici is supplied to a circuit 312 that scales its output current Ic 2 under control of a digital signal FC that enables adjustment of the fractional compensation for each individual frequency channel in the digital communications system. Circuit 312 is optional to improve overall performance.
- Current Ic 2 is supplied to pump 310 that scales current I 2 under control of a digital signal FRD representing the momentary content of accumulator 202. This determines the amplitude of the pump's current pulse.
- Timing signal T COMP derived from the signal at the output of VCO 102. That is, timing signal T C O MP runs synchronously with the VCO's output signal.
- Circuits 310 and 312 function as digitally controllable current sources.
- a digitally controllable current source comprises, for example, a parallel arrangement of multiple current sources that are on or off depending on the binary signal at their respective control electrodes. A digital word in a register is thus mapped onto a pattern of on and off sources and controls, therefore, the magnitude of the aggregate output currents Ic 2 and I CO MP-
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE69829166T DE69829166T2 (de) | 1997-12-22 | 1998-12-07 | Fractional-n-frequenzsynthetisierer mit jitterkompensation |
EP98955864A EP0960480B1 (de) | 1997-12-22 | 1998-12-07 | Fractional-n-frequenzsynthetisierer mit jitterkompensation |
JP53351899A JP4496322B2 (ja) | 1997-12-22 | 1998-12-07 | ジッター補償されたn分周周波数シンセサイザー |
KR1019997007575A KR100543540B1 (ko) | 1997-12-22 | 1998-12-07 | N-분수 주파수 합성기를 갖는 전자 장치, 상기 합성기를 보상하는 방법 및 상기 전자 장치를 포함하는 통신 터미널 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/994,826 | 1997-12-22 | ||
US08/994,826 US6141394A (en) | 1997-12-22 | 1997-12-22 | Fractional-N frequency synthesizer with jitter compensation |
Publications (2)
Publication Number | Publication Date |
---|---|
WO1999033181A2 true WO1999033181A2 (en) | 1999-07-01 |
WO1999033181A3 WO1999033181A3 (en) | 1999-09-10 |
Family
ID=25541105
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/IB1998/001972 WO1999033181A2 (en) | 1997-12-22 | 1998-12-07 | Fractional-n frequency synthesizer with jitter compensation |
Country Status (8)
Country | Link |
---|---|
US (1) | US6141394A (de) |
EP (1) | EP0960480B1 (de) |
JP (1) | JP4496322B2 (de) |
KR (1) | KR100543540B1 (de) |
CN (1) | CN1158768C (de) |
DE (1) | DE69829166T2 (de) |
TW (1) | TW432844B (de) |
WO (1) | WO1999033181A2 (de) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2807587A1 (fr) * | 2000-04-11 | 2001-10-12 | Thomson Csf | Synthetiseur fractionnaire comportant une compensation de la gigue de phase |
US6888580B2 (en) * | 2001-02-27 | 2005-05-03 | Ati Technologies Inc. | Integrated single and dual television tuner having improved fine tuning |
Families Citing this family (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH11225072A (ja) * | 1998-02-05 | 1999-08-17 | Fujitsu Ltd | スプリアス抑制装置、スプリアス抑制方法およびフラクショナルnシンセサイザ |
US6483886B1 (en) | 1999-01-08 | 2002-11-19 | Altera Corporation | Phase-locked loop circuitry for programmable logic devices |
US6177843B1 (en) | 1999-05-26 | 2001-01-23 | Cypress Semiconductor Corp. | Oscillator circuit controlled by programmable logic |
DE19926666A1 (de) * | 1999-06-11 | 2000-12-14 | Philips Corp Intellectual Pty | Anordnung zur Offsetstromkompensation eines Phasendetektors |
FR2796792B1 (fr) * | 1999-07-22 | 2001-10-12 | Cit Alcatel | Dispositif d'emission radioelectrique |
JP4198833B2 (ja) * | 1999-07-23 | 2008-12-17 | 日本テキサス・インスツルメンツ株式会社 | 周波数シンセサイザ、リップルを補償する方法 |
US6466150B1 (en) * | 2000-10-25 | 2002-10-15 | Qualcomm, Inc. | Polar analog-to-digital converter |
US6504437B1 (en) | 2001-06-26 | 2003-01-07 | Agere Systems Inc. | Low-noise, fast-lock phase-lock loop with “gearshifting” control |
EP1304804A3 (de) * | 2001-10-10 | 2006-07-12 | STMicroelectronics Pvt. Ltd | Teiler mit gebrochenem Teilverhältnis |
EP1324619B1 (de) * | 2001-10-30 | 2006-05-17 | STMicroelectronics Pvt. Ltd | Volldigitale Taktrückgewinnung mit Teiler mit gebrochenem Teilungsverhältnis |
US6677879B1 (en) | 2002-08-20 | 2004-01-13 | Xilinx, Inc. | Method and circuit for folded analog-to-digital converter (ADC) using frequency detectors and time detectors |
US6727736B1 (en) | 2002-08-23 | 2004-04-27 | Marvell International, Ltd. | Voltage control oscillator noise reduction technique and method thereof |
CA2446633C (en) * | 2002-10-25 | 2008-01-29 | Pulp And Paper Research Institute Of Canada | Diagnostic for poorly tuned control loops |
EP1458101B1 (de) * | 2003-03-14 | 2005-11-30 | STMicroelectronics S.r.l. | Fraktional-Phasenregelschleife |
US6867616B1 (en) | 2003-06-04 | 2005-03-15 | Altera Corporation | Programmable logic device serial interface having dual-use phase-locked loop circuitry |
JP3934585B2 (ja) * | 2003-08-22 | 2007-06-20 | 松下電器産業株式会社 | 広帯域変調pll、広帯域変調pllのタイミング誤差補正システム、変調タイミング誤差補正方法および広帯域変調pllを備えた無線通信装置の調整方法 |
US7019570B2 (en) * | 2003-09-05 | 2006-03-28 | Altera Corporation | Dual-gain loop circuitry for programmable logic device |
US6924678B2 (en) * | 2003-10-21 | 2005-08-02 | Altera Corporation | Programmable phase-locked loop circuitry for programmable logic device |
US7091760B1 (en) | 2004-02-25 | 2006-08-15 | Altera Corporation | DLL with adjustable phase shift using processed control signal |
US7073629B2 (en) * | 2004-02-26 | 2006-07-11 | The Boeing Company | Ladder support apparatus and methods |
US7075365B1 (en) | 2004-04-22 | 2006-07-11 | Altera Corporation | Configurable clock network for programmable logic device |
US7230495B2 (en) | 2004-04-28 | 2007-06-12 | Micron Technology, Inc. | Phase-locked loop circuits with reduced lock time |
US7436228B1 (en) | 2005-12-22 | 2008-10-14 | Altera Corporation | Variable-bandwidth loop filter methods and apparatus |
US7728674B1 (en) | 2006-05-19 | 2010-06-01 | Altera Corporation | Voltage-controlled oscillator methods and apparatus |
WO2009062953A1 (en) * | 2007-11-16 | 2009-05-22 | Nxp B.V. | Jitter compensation |
DE102011053121B4 (de) | 2011-08-30 | 2016-02-04 | Imst Gmbh | Erweiterte Delta-Sigma-Tau-Modulatorschaltung für eine Fraktional-N-PLL-Frequenzsynthesizer-Schaltung |
JP5803568B2 (ja) * | 2011-10-26 | 2015-11-04 | 富士通株式会社 | 位相同期回路及び位相同期回路制御方法 |
DE102011120769B4 (de) | 2011-12-10 | 2018-09-20 | Imst Gmbh | Synchron modulierte voll-digitale Delta-Sigma-Modulatorschaltung |
DE202011108969U1 (de) | 2011-12-10 | 2012-02-02 | Imst Gmbh | Synchron modulierte volldigitale Delta-Sigma-Modulatorschaltung |
US10965297B1 (en) * | 2020-03-03 | 2021-03-30 | Samsung Electronics Co., Ltd | Sigma-delta modulation quantization error reduction technique for fractional-N phase-locked loop (PLL) |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4179670A (en) * | 1977-02-02 | 1979-12-18 | The Marconi Company Limited | Frequency synthesizer with fractional division ratio and jitter compensation |
US4609881A (en) * | 1983-05-17 | 1986-09-02 | Marconi Instruments Limited | Frequency synthesizers |
US5038120A (en) * | 1989-03-04 | 1991-08-06 | Racal-Dana Instruments Limited | Frequency modulated phase locked loop with fractional divider and jitter compensation |
US5180993A (en) * | 1990-01-15 | 1993-01-19 | Telefonaktiebolaget L M Ericsson | Method and arrangement for frequency synthesis |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4679005A (en) * | 1985-01-23 | 1987-07-07 | Sony Corporation | Phase locked loop with frequency offset |
US4816774A (en) * | 1988-06-03 | 1989-03-28 | Motorola, Inc. | Frequency synthesizer with spur compensation |
US5349613A (en) * | 1991-05-08 | 1994-09-20 | U.S. Philips Corporation | Digital phase locked loop, and digital oscillator arranged to be used in the digital phase locked loop |
JP3084151B2 (ja) * | 1992-09-18 | 2000-09-04 | 株式会社日立製作所 | 情報処理システム |
JPH06216767A (ja) * | 1992-11-18 | 1994-08-05 | Philips Electron Nv | 安定化位相弁別器を備えるフェーズロックドループ用回路 |
DE4303356A1 (de) * | 1993-02-05 | 1994-08-11 | Philips Patentverwaltung | Digitale Phasenregelschleife |
US5495206A (en) * | 1993-10-29 | 1996-02-27 | Motorola, Inc. | Fractional N frequency synthesis with residual error correction and method thereof |
FR2717019A1 (fr) * | 1994-03-02 | 1995-09-08 | Philips Composants | Dispositif oscillateur verrouillé en phase. |
US5651035A (en) * | 1995-04-28 | 1997-07-22 | International Microcircuits, Inc. | Apparatus for reducing jitter of a spectrum spread clock signal and method therefor |
JP3319677B2 (ja) * | 1995-08-08 | 2002-09-03 | 三菱電機株式会社 | 周波数シンセサイザ |
US5987085A (en) * | 1997-03-26 | 1999-11-16 | Lsi Logic Coporation | Clock recovery circuit |
KR100215889B1 (ko) * | 1997-05-06 | 1999-08-16 | 구본준 | 클럭 동기 회로 |
US6064272A (en) * | 1998-07-01 | 2000-05-16 | Conexant Systems, Inc. | Phase interpolated fractional-N frequency synthesizer with on-chip tuning |
-
1997
- 1997-12-22 US US08/994,826 patent/US6141394A/en not_active Expired - Lifetime
-
1998
- 1998-12-07 CN CNB988044277A patent/CN1158768C/zh not_active Expired - Lifetime
- 1998-12-07 DE DE69829166T patent/DE69829166T2/de not_active Expired - Lifetime
- 1998-12-07 JP JP53351899A patent/JP4496322B2/ja not_active Expired - Fee Related
- 1998-12-07 WO PCT/IB1998/001972 patent/WO1999033181A2/en active IP Right Grant
- 1998-12-07 EP EP98955864A patent/EP0960480B1/de not_active Expired - Lifetime
- 1998-12-07 KR KR1019997007575A patent/KR100543540B1/ko not_active IP Right Cessation
-
1999
- 1999-02-04 TW TW088101700A patent/TW432844B/zh not_active IP Right Cessation
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4179670A (en) * | 1977-02-02 | 1979-12-18 | The Marconi Company Limited | Frequency synthesizer with fractional division ratio and jitter compensation |
US4609881A (en) * | 1983-05-17 | 1986-09-02 | Marconi Instruments Limited | Frequency synthesizers |
US5038120A (en) * | 1989-03-04 | 1991-08-06 | Racal-Dana Instruments Limited | Frequency modulated phase locked loop with fractional divider and jitter compensation |
US5180993A (en) * | 1990-01-15 | 1993-01-19 | Telefonaktiebolaget L M Ericsson | Method and arrangement for frequency synthesis |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2807587A1 (fr) * | 2000-04-11 | 2001-10-12 | Thomson Csf | Synthetiseur fractionnaire comportant une compensation de la gigue de phase |
EP1146647A1 (de) * | 2000-04-11 | 2001-10-17 | Thales | Synthetisierer mit gebrochenem Teilverhältnis und Kompensation des Phasenjitters |
US6545548B2 (en) | 2000-04-11 | 2003-04-08 | Thomson-Csf | Fractional synthesizer comprising a phase jitter compensation |
US6888580B2 (en) * | 2001-02-27 | 2005-05-03 | Ati Technologies Inc. | Integrated single and dual television tuner having improved fine tuning |
Also Published As
Publication number | Publication date |
---|---|
CN1253673A (zh) | 2000-05-17 |
DE69829166T2 (de) | 2006-02-16 |
CN1158768C (zh) | 2004-07-21 |
KR20000075516A (ko) | 2000-12-15 |
EP0960480A1 (de) | 1999-12-01 |
JP2001513304A (ja) | 2001-08-28 |
WO1999033181A3 (en) | 1999-09-10 |
EP0960480B1 (de) | 2005-03-02 |
KR100543540B1 (ko) | 2006-01-20 |
DE69829166D1 (de) | 2005-04-07 |
US6141394A (en) | 2000-10-31 |
TW432844B (en) | 2001-05-01 |
JP4496322B2 (ja) | 2010-07-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0960480B1 (de) | Fractional-n-frequenzsynthetisierer mit jitterkompensation | |
US6553089B2 (en) | Fractional-N frequency synthesizer with fractional compensation method | |
US6704383B2 (en) | Sample and hold type fractional-N frequency synthesizer | |
US7579886B2 (en) | Phase locked loop with adaptive phase error compensation | |
US6064272A (en) | Phase interpolated fractional-N frequency synthesizer with on-chip tuning | |
US20110133797A1 (en) | Novel method of frequency synthesis for fast switching | |
EP0897616A1 (de) | Frequenzsynthetisierer mit temperaturkompensation und frequenzvervielfachung sowie verfahren dafür | |
KR100880422B1 (ko) | 분수 보상방법을 갖는 분수분주 주파수 합성기 | |
JP2001177407A (ja) | デジタル制御の周波数増倍発振器を備えた位相同期ループ | |
US6943598B2 (en) | Reduced-size integrated phase-locked loop | |
EP0557799B1 (de) | Frequenzsynthetisierer mit gebrochenem Teilverhältnis mit Digitalfehlerkorrektion | |
US7394322B2 (en) | Phase locked loop | |
KR100739998B1 (ko) | 전압제어발진기의 자동보정장치를 구비한 위상동기루프 | |
KR102392109B1 (ko) | 위상 회전자를 이용한 분수 위상 고정 루프 | |
WO2009027717A1 (en) | Phase detector and phase locked loop | |
GB2376578A (en) | Frequency synthesizer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 98804427.7 Country of ref document: CN |
|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): CN JP KR |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
ENP | Entry into the national phase |
Ref document number: 1999 533518 Country of ref document: JP Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1998955864 Country of ref document: EP Ref document number: 1019997007575 Country of ref document: KR |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
AK | Designated states |
Kind code of ref document: A3 Designated state(s): CN JP KR |
|
AL | Designated countries for regional patents |
Kind code of ref document: A3 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
WWP | Wipo information: published in national office |
Ref document number: 1998955864 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1019997007575 Country of ref document: KR |
|
WWG | Wipo information: grant in national office |
Ref document number: 1998955864 Country of ref document: EP |
|
WWG | Wipo information: grant in national office |
Ref document number: 1019997007575 Country of ref document: KR |