US5479373A - Semiconductor memory device having a plurality of blocks - Google Patents
Semiconductor memory device having a plurality of blocks Download PDFInfo
- Publication number
- US5479373A US5479373A US08/259,973 US25997394A US5479373A US 5479373 A US5479373 A US 5479373A US 25997394 A US25997394 A US 25997394A US 5479373 A US5479373 A US 5479373A
- Authority
- US
- United States
- Prior art keywords
- common data
- data line
- line pairs
- predetermined number
- common
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
Definitions
- the present invention relates to a semiconductor memory device, and more specifically to a semiconductor memory device of a random access type provided with hierarchical column decoders of more than two stages.
- RAM random access memory
- a plurality of memory cells are arranged into a two-dimensional matrix pattern. Further, data given from the outside are written in the memory cells arranged at intersections between a selected word line and selected bit lines, or read out of the memory cells through sense amplifiers.
- a word line is first selected on the basis of an address signal inputted from the outside, so that the memory cells connected to the word line are selected.
- the data inputted from the outside are inputted to a pair of bit lines selected by a write circuit and through a common data line pair respectively, and then written in the memory cells.
- FIG. 3 shows a partial circuit diagram showing the same. As shown, a plurality of cells 1(1), 1(2), . .
- the cell 1 is of a static type memory cell as shown in FIG. 6, for instance. These memory cells are arranged into a matrix pattern so as to form a memory cell array. A plurality of the memory cells 1, 1, . . arranged in the same column of the memory cell array are connected between the same two bit lines BL and NBL, and a plurality of the memory cells 1, 1, . . arranged in the same row are connected to any one of word lines WL(1), WL(2), . . . In an example shown in FIG.
- the cell 1(1) can be selected by the word line WL(1).
- a first column decoder FCD and a second column decoder SCD are connected to the bit line pair between which the cell 1(1) is connected.
- a column decode signal CD and CDI are given to the first column decoder FCD.
- Another column decode signal CDP and CDPI are given to the second column decoder SCD.
- bit line pair BL and NBL are connected to a data line pair (composed of common data line pair DL and NDL) via both the first column decoder FCD and the second column decoder SCD.
- a data line pair DL and NDL are connected between the two common data line pairs DL and NDL.
- two write transistors 2 are connected between the two common data line pairs DL and NDL.
- a data input line DIN and a data input line DINI an inversion signal line of the data input line DIN
- the number of input/output bits is 8. Further, a double-word line selection method is adopted as the word line selection method, and 512 main word lines are arranged so as to be selected on the basis of addresses X1 to X9. Further, the memory cell array is divided into 32 sections, and each section is composed of 128 (16 ⁇ 8 bit) columns. As shown in FIG. 3, the columns are selected by the first and second column decoders FCD and SCD constructed hierarchically. In more detail, the first column decoder FCD is arranged in units of 4 columns, and the second column decoder SCD is also arranged in unit of 4 columns.
- the operation of writing data in the cell 1(1) will be described hereinbelow.
- the word line WL(1) is selected
- the cell 1(1) connected to the selected word line WL(1) is selected.
- one of the 16 columns is selected on the basis of the column decode signals CD and CDI applied to the first column decoder FCD and the column decode signals CDP and CDPI applied to the second column decoder SCD.
- a pair of data to be written which are formed according to the write data inputted from the outside and inputted to the data input lines DIN and DINI are at a high potential on one side and at a low potential on the other side, respectively, as shown in FIG. 4(A).
- the two write transistors 2 are selected.
- the selected write transistors 2 give the high potential and the low potential to the common data line pair DL and NDL, respectively.
- the data on the common data line pair DL and NDL are given to the bit line pair BL and. NBL via the first and second column decoders, respectively.
- the data read process is quite the same as above.
- the cell 1(1) is selected; the bit line pair BL and NBL are selected; data is given to the common data line pair DL and NDL from the cell 1(1); and then the data is read out via sense amplifiers (not shown).
- the data on the data input lines DIN and DINI are transmitted to one of the bit lines BL and NBL via the two write transistors 2 and the turned-on column decoder FCD or SCD, and then given to the cell 1.
- the conventional memory device since there exist turn-on resistances of the write transistors 2 and the first or second column decoder FCD or SCD, the low-side potential of the bit line pair BL and NBL rises considerably high, as compared with the low-side potential of the data input line pair DIN and DINI.
- the low-side potential of the data transmitted to the bit lines BL and NBL becomes higher by ⁇ VI than the low-side potential of the data given to the data input lines DIN and DINI.
- the number of bits e.g., 8 bits
- the number of input bits is different from that of the output bits (in particular when the number of input bits is larger than that of the output bits), so that the degree of design freedom is low when the access speed is required to be improved.
- the present invention provides a semiconductor memory device, comprising: a semiconductor memory device provided with a predetermined number of memory cell blocks each for outputting one-bit data and for writing a predetermined number of bits of data simultaneously, each said memory cell block comprising: a memory cell array having memory cells arranged into a matrix pattern;
- a predetermined number of word lines each for selecting the memory cells arranged in the same line of the memory cell array; a predetermined number of bit lines each connected in common to the memory cells arranged in the same column of said memory cell array, for transmitting and receiving data to and from one of the memory cells selected by one of the word lines; a predetermined number of first column decoders each for selectively connecting one of a predetermined number of the bit lines to one of a plurality of first common data lines; a predetermined number of writing means each provided for one of a predetermined number of the first common data lines and each having a data input line for inputting data applied from the outside thereto, the data inputted from the outside through the data input line being written in one of the predetermined number of selected memory cells so that data of the predetermined number of bits can be simultaneously written; a predetermined number of second column decoders for selectively connecting one of a predetermined number of the first common data lines to a second common data line; and a sense amplifier connected to the second common data line, for reading data from
- FIG. 1 is a partial circuit diagram showing one column of an embodiment of the semiconductor memory device according to the present invention.
- FIGS. 2(A) and 2(B) are waveform diagrams for assistance in explaining the operation of the semiconductor memory device shown in FIG. 1;
- FIG. 3 is a partial circuit diagram showing a conventional semiconductor memory device
- FIGS. 4(A) and 4(B) are waveform diagrams for assistance in explaining the operation of the conventional semiconductor memory device shown in FIG. 3;
- FIG. 5 is an overall circuit diagram showing the embodiment of the semiconductor memory device according to the present invention, in which the circuit shown in FIG. 1 is used;
- FIG. 6 is a circuit diagram showing an example of static-type memory cells.
- FIG. 1 is a partial circuit diagram showing one column of an embodiment of the semiconductor memory device according to the present invention.
- a first column decoder FCD (to which column decode signals CD and CDI are inputted)is interposed between bit lines BL and NBL (between which the cells 1(1) and 1(2) are connected) and first common data line pair FDL and FNDL (between which the two write transistors 2 are connected).
- a second column decoder SCD (to which column decode signals CDP and CDPI are inputted) is connected to second common data line pair SDL and SNDL (which are connected to the first common data line pair FDL and FNDL, respectively).
- a logical product of a section decoder signal SD, a column decode signal CDP and a write signal WE is applied to the write transistors 2.
- sense amplifiers for sensing and amplifying data of the cell 1 are connected to the second common data line pair SDL and SNDL, respectively.
- the first column decoder FCD for receiving the column decode signals CD and CDI selects the bit lines BL and NBL from 4 bit line pairs containing the bit lines BL and NBL.
- the second column decoder SCD for receiving the column decode signals CDP and CDPI selects the first common data line pair FDL and FNDL from 4 common data line pairs containing the first common data line pair FDL and FNDL.
- the number of the write transistors 2 increases four times larger than that of the conventional circuit.
- the numbers of column decode signals CD, CDI, CDP and CDPI and the numbers of the data input lines DIN and DINI are the same as those of the conventional circuit, it is possible to realize the circuit as shown in FIG. 1 in a layout pattern area roughly the same as with the case of the conventional memory device.
- the data writing operation will be explained.
- the word line WL(1) is selected
- the cell 1(1) connected to the word line WL(1) is selected.
- the second common data line pair SDL and SNDL is selected and then connected to the first common data line pair FDL and FNDL, respectively.
- the write transistors 2 are turned on.
- the bit lines BL and NBL are connected to the first common data line pair FDL and FNDL, respectively.
- the write transistors 2 are connected to the cell 1, and further the first common data line pair FDL and FNDL is set to a high-side potential and a low-side potential, respectively, on the basis of the data inputted from the outside to the data input lines DIN and DINI, so that the data inputted externally is written in the selected cell 1.
- the rise ⁇ V2 (invention) in the low-side potential is lower than the rise ⁇ V1 (conventional) in the low-side potential to such an extent as to correspond to the absence of the second column decoder SCD.
- the bit lines BL and NBL connected to the cell 1(1) are selected by the first column decoder FCD and further connected to the first common data line pair FDL and FNDL. Further, the first common data line pair FDL and FNDL is selected by the second column decoder SCD and further connected to the second common data line pair SDL and SNDL.
- the cell lCl is connected to the sense amplifiers (not shown) to read the data to the outside after amplification.
- the memory device since a plurality of the column decoders are arranged separately and hierarchically in such a way that a single column decoder FCD is interposed between the cells 1 and the write transistors 2, it is possible to suppress a rise in the low-side potential of the write data, thus enabling a high speed and reliable data writing operation.
- FIG. 5 is an overall circuit diagram showing the embodiment (which uses the circuit shown in FIG. 1) of the semiconductor memory device according to the present invention.
- the device shown includes the same 8 blocks BLK(1) to BLK(8). From the standpoint of each block, 4-bit data can be written and 1-bit data can be read. Accordingly, from the standpoint of the overall section, 32-bit data can be written and 8-bit data can be read.
- a plurality of memory cells 1 are connected between a bit line pair BL and NBL of a column. The memory cells can be selected by selecting word lines WL1, WL2, . . . Further, a second common data line pair SDL and SNDL is connected to a sense amplifier 4.
- 4-sets of the second column decoders SCD (selectively operative on the basis of the column decode signals CDP1, CDPI1, CDP2, CDPI2, . . .) are connected, in order to connect any one set of the 4-sets of the first common data line pairs FDL and FNDL to the sense amplifiers 4 via the second common data line pair SDL and SNDL.
- one set of complementary data transmitted from data input lines DINl-i and DINIl-i are inputted through two transistors 2 of a write circuit 3.
- one of the word lines WL(1), WL(2), . . is selected, so that the memory cells 1, 1, . . connected to the selected word line are selected.
- all the write transistors 2 in the selected section are turned on in response to the signals SD*WE inputted to the write circuits 3.
- the column decode signals CD1, CDI1, CD2, CDI2, . . given to the first column decoders FCD one of the bit line pairs connected to the first common data line pair FDL and FNDL is selected via the first column decoders FCD (for each block).
- the number of the first common data line pairs FDL and FNDL is 4, 4-units of the columns are eventually selected from 16-units of the columns. That is, 32(4 ⁇ 8)-units of the columns are selected in one section.
- the first common data line pair is set to a high potential and a low potential, respectively, on the basis of the inputted data, so that the data can be written in the selected memory cell. As described above, 32-bit data can be written in the memory cells simultaneously.
- one of the 4-bit line pairs BL and NBL is selected by the first column decoder FCD and connected to the first common data line pair FDL and FNDL.
- one of the 4 first common data line pairs FDL and FNDL is selected by the second column decoder SCD and connected to the second common data line pair SDL and SNDL.
- data written in the memory cells are amplified and read through the sense amplifiers 4 connected to the second common data line pair, with the result that it is possible to read 8-bit data simultaneously.
- the column decoders are arranged hierarchically in the memory cell array, there exists such an advantage that the data can be written securely, so that it is possible to increase the access speed and reliability.
- the number of bits of the written data can be increased in comparison with the number of bits of the read data, there exists another effect such that the data access speed can be further increased.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Static Random-Access Memory (AREA)
- Dram (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14766693A JP3129880B2 (ja) | 1993-06-18 | 1993-06-18 | 半導体記憶装置 |
JP5-147666 | 1993-06-18 |
Publications (1)
Publication Number | Publication Date |
---|---|
US5479373A true US5479373A (en) | 1995-12-26 |
Family
ID=15435532
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/259,973 Expired - Lifetime US5479373A (en) | 1993-06-18 | 1994-06-17 | Semiconductor memory device having a plurality of blocks |
Country Status (5)
Country | Link |
---|---|
US (1) | US5479373A (ja) |
EP (1) | EP0630025B1 (ja) |
JP (1) | JP3129880B2 (ja) |
KR (1) | KR0164879B1 (ja) |
DE (1) | DE69420195T2 (ja) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5596533A (en) * | 1995-04-07 | 1997-01-21 | Hyundai Electronics Industries Co., Ltd. | Method and apparatus for reading/writing data from/into semiconductor memory device |
US6085283A (en) * | 1993-11-19 | 2000-07-04 | Kabushiki Kaisha Toshiba | Data selecting memory device and selected data transfer device |
US20070177717A1 (en) * | 1996-06-18 | 2007-08-02 | Aol Llc | System for Integrated Electronic Communications |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5285414A (en) * | 1990-09-26 | 1994-02-08 | Hitachi, Ltd. | Semiconductor memory having transistors which drive data lines in accordance with values of write data and column select signal |
US5305264A (en) * | 1991-08-19 | 1994-04-19 | Nec Corporation | Static type random access memory device equipped with variable load circuits for digit line pairs |
US5357479A (en) * | 1990-05-01 | 1994-10-18 | Kabushiki Kaisha Toshiba | Static random access memory capable of preventing erroneous writing |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59161061A (ja) * | 1983-02-10 | 1984-09-11 | Fujitsu Ltd | 半導体記憶装置 |
JPH02292647A (ja) * | 1989-05-02 | 1990-12-04 | Toshiba Corp | 半導体記憶装置 |
JPH04325991A (ja) * | 1991-04-26 | 1992-11-16 | Fujitsu Ltd | 半導体記憶装置 |
-
1993
- 1993-06-18 JP JP14766693A patent/JP3129880B2/ja not_active Expired - Fee Related
-
1994
- 1994-06-17 EP EP94109409A patent/EP0630025B1/en not_active Expired - Lifetime
- 1994-06-17 DE DE69420195T patent/DE69420195T2/de not_active Expired - Fee Related
- 1994-06-17 KR KR1019940013683A patent/KR0164879B1/ko not_active IP Right Cessation
- 1994-06-17 US US08/259,973 patent/US5479373A/en not_active Expired - Lifetime
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5357479A (en) * | 1990-05-01 | 1994-10-18 | Kabushiki Kaisha Toshiba | Static random access memory capable of preventing erroneous writing |
US5285414A (en) * | 1990-09-26 | 1994-02-08 | Hitachi, Ltd. | Semiconductor memory having transistors which drive data lines in accordance with values of write data and column select signal |
US5305264A (en) * | 1991-08-19 | 1994-04-19 | Nec Corporation | Static type random access memory device equipped with variable load circuits for digit line pairs |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6085283A (en) * | 1993-11-19 | 2000-07-04 | Kabushiki Kaisha Toshiba | Data selecting memory device and selected data transfer device |
US5596533A (en) * | 1995-04-07 | 1997-01-21 | Hyundai Electronics Industries Co., Ltd. | Method and apparatus for reading/writing data from/into semiconductor memory device |
US20070177717A1 (en) * | 1996-06-18 | 2007-08-02 | Aol Llc | System for Integrated Electronic Communications |
Also Published As
Publication number | Publication date |
---|---|
JP3129880B2 (ja) | 2001-01-31 |
EP0630025A3 (en) | 1995-09-20 |
KR0164879B1 (ko) | 1999-02-01 |
DE69420195T2 (de) | 2000-01-05 |
EP0630025A2 (en) | 1994-12-21 |
KR950001765A (ko) | 1995-01-03 |
DE69420195D1 (de) | 1999-09-30 |
EP0630025B1 (en) | 1999-08-25 |
JPH07141885A (ja) | 1995-06-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100576844B1 (ko) | 반도체집적회로장치 | |
US20020048210A1 (en) | Semiconductor memory device having hierarchical word line structure | |
KR970029841A (ko) | 감소 칩 영역을 가진 반도체 메모리 소자 | |
KR960015578A (ko) | 버스트 동작중에 리프레시 동작이 가능한 반도체 기억장치 | |
US7151710B2 (en) | Semiconductor memory device with data input/output organization in multiples of nine bits | |
US5014246A (en) | Semiconductor memory device having shared sense amplifier and operating method thereof | |
US20030214866A1 (en) | Semiconductor memory device having direct sense amplifier implemented in hierarchical input/output line architecture | |
US6330202B1 (en) | Semiconductor memory device having write data line | |
KR100263574B1 (ko) | 반도체 메모리 장치 | |
US5479373A (en) | Semiconductor memory device having a plurality of blocks | |
US6404693B1 (en) | Integrated circuit memory devices that select sub-array blocks and input/output line pairs based on input/output bandwidth, and methods of controlling same | |
US6426913B1 (en) | Semiconductor memory device and layout method thereof | |
US7064993B2 (en) | Semiconductor memory device with common I/O type circuit configuration achieving write before sense operation | |
US5894440A (en) | Semiconductor memory device and data transferring structure and method therein | |
KR0154756B1 (ko) | 반도체 메모리 장치의데이타 입출력 제어회로 | |
US6643214B2 (en) | Semiconductor memory device having write column select gate | |
US6392921B1 (en) | Driving circuit for non destructive non volatile ferroelectric random access memory | |
US6094393A (en) | Stacked sense-amp cache memory system and method | |
KR0172239B1 (ko) | 데이타 복사방법 및 데이타 복사가 가능한 디램 | |
KR890004324A (ko) | 선택적인 행 기입능력을 가진 해독/기입 메모리 | |
US6141235A (en) | Stacked cache memory system and method | |
KR100403344B1 (ko) | 반도체 메모리 장치 | |
US5373468A (en) | Semiconductor memory device | |
US6226220B1 (en) | Semiconductor memory device | |
KR0133273B1 (ko) | 반도체 메모리 소자 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: KABUSHIKI KAISHA TOSHIBA, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:TAKEUCHI, HIDEKI;HAYAKAWA, SHIGEYUKI;REEL/FRAME:007182/0382 Effective date: 19940726 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |