US20090154871A1 - Semiconductor integrated circuits including grating coupler for optical communication and methods of forming the same - Google Patents

Semiconductor integrated circuits including grating coupler for optical communication and methods of forming the same Download PDF

Info

Publication number
US20090154871A1
US20090154871A1 US12/117,708 US11770808A US2009154871A1 US 20090154871 A1 US20090154871 A1 US 20090154871A1 US 11770808 A US11770808 A US 11770808A US 2009154871 A1 US2009154871 A1 US 2009154871A1
Authority
US
United States
Prior art keywords
reflector
grating
semiconductor substrate
integrated circuit
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US12/117,708
Other languages
English (en)
Inventor
Junghyung PYO
O-Kyun Kwon
Gyungock Kim
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Electronics and Telecommunications Research Institute ETRI
Original Assignee
Electronics and Telecommunications Research Institute ETRI
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Electronics and Telecommunications Research Institute ETRI filed Critical Electronics and Telecommunications Research Institute ETRI
Assigned to ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTE reassignment ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTE ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KIM, GYUNGOCK, KWON, O-KYUN, PYO, JUNGHYUNG
Publication of US20090154871A1 publication Critical patent/US20090154871A1/en
Priority to US12/684,677 priority Critical patent/US8165437B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G02—OPTICS
    • G02B—OPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B6/00—Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
    • G02B6/10—Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type
    • G—PHYSICS
    • G02—OPTICS
    • G02B—OPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B6/00—Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
    • G02B6/24—Coupling light guides
    • G02B6/26—Optical coupling means
    • G02B6/34—Optical coupling means utilising prism or grating
    • G—PHYSICS
    • G02—OPTICS
    • G02B—OPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B6/00—Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
    • G02B6/10—Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type
    • G02B6/12—Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type of the integrated circuit kind
    • G02B6/122—Basic optical elements, e.g. light-guiding paths
    • G02B6/124—Geodesic lenses or integrated gratings
    • G—PHYSICS
    • G02—OPTICS
    • G02B—OPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B6/00—Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
    • G02B6/24—Coupling light guides
    • G02B6/26—Optical coupling means
    • G02B6/30—Optical coupling means for use between fibre and thin-film device

Definitions

  • the present invention disclosed herein relates to a semiconductor integrated circuit and a method of forming the same, and more particularly, to a semiconductor integrated circuit including a grating coupler for optical communication and a method of forming the same.
  • the present invention has been derived from a research undertaken as a part of the information technology (IT) R & D of Ministry of Information and Communication and Institution for Information Technology Association (MIC/IITA) [2006-S-004-02], silicon based high speed optical interconnection IC.
  • IT information technology
  • MIC/IITA Ministry of Information and Communication and Institution for Information Technology Association
  • a grating coupler As one device for optical communication and/or optical interconnection, a grating coupler was suggested before.
  • the grating coupler couples an optical signal between an optical fiber and a semiconductor integrated circuit.
  • this grating coupler has a low optical coupling efficiency, thereby causing massive optical losses.
  • the present invention provides a semiconductor integrated circuit including a grating coupler optimized for optical communication and a method of forming the same.
  • the present invention also provides a semiconductor integrated circuit including a grating coupler with an excellent coupling efficiency and a method of forming the same.
  • Embodiments of the present invention provide semiconductor integrated circuits.
  • the semiconductor integrated circuit may include: a cladding layer disposed on a semiconductor substrate; a grating coupler including an optical waveguide on the cladding layer and a grating on the optical waveguide; and at least one reflector formed in the cladding layer below the grating.
  • the reflector may include a plane form parallel to the top surface of the semiconductor substrate.
  • a plurality of the reflectors may be disposed in the cladding layer, the reflectors being sequentially stacked and spaced apart from each other in a direction perpendicular to the top surface of the semiconductor substrate.
  • the reflector may include a reflective surface non-parallel to the top surface of the semiconductor substrate.
  • the reflector may include a reflective surface oblique with respect to the top surface of the semiconductor substrate.
  • a plurality of the reflectors may be disposed in the cladding layer, the plurality of reflectors being arranged along one direction at the same height.
  • the thickness of the reflector may increase as a position in the reflector moves laterally from a first sidewall of the reflector toward a second sidewall of the reflector.
  • the reflector may include a grating shape.
  • the grating may include a plurality of protrusions spaced apart from each other side by side, each of the protrusions having both sidewalls oblique to the top surface of the semiconductor substrate.
  • a semiconductor integrated circuit may include: a cladding layer disposed on a semiconductor substrate; a grating coupler including an optical waveguide on the cladding layer and a grating on the optical waveguide; and at least one reflector formed in the semiconductor substrate below the grating and including a reflective surface non-parallel to the top surface of the semiconductor substrate.
  • the reflector may include a reflective surface oblique with respect to the top surface of the semiconductor substrate.
  • a plurality of the reflectors may be disposed in the semiconductor substrate, the reflectors being arranged along one direction parallel to the top surface of the semiconductor substrate at the same height.
  • the thickness of the reflector may increase as a position in the reflector moves laterally from a first sidewall of the reflector toward a second sidewall of the reflector.
  • the reflector may include a grating shape.
  • the grating may include a plurality of protrusions spaced apart from each other side by side, each of the protrusions having both sidewalls oblique to the top surface of the semiconductor substrate.
  • the semiconductor integrated circuit may further include a low refractive-index material filling a region where the cladding layer below the grating is removed, the low refractive-index material having a lower refractive-index than the semiconductor substrate.
  • methods of forming a semiconductor integrated circuit may include: preparing a substrate including a semiconductor substrate, a cladding layer, and a semiconductor layer, which are sequentially stacked; forming at least one reflector in the substrate using an element ion implantation process; and patterning the semiconductor layer to form a grating coupler, the grating coupler including an optical waveguide on the cladding layer and a grating on the optical waveguide.
  • the reflector is formed below the grating.
  • the reflector may be formed in the cladding layer.
  • the reflector may be formed in the semiconductor substrate.
  • the forming of the reflector may further include performing an annealing process on the substrate after performing the element ion implantation process.
  • the forming of the reflector may include: forming a mask pattern having an opening on the substrate; and performing an element ion implantation process by using the mask pattern as an ion implantation mask.
  • the reflector is formed in a plane shape parallel to the top surface of the semiconductor substrate.
  • the forming of the reflector may include sequentially performing a plurality of element ion implantation processes having different implantation energies from each other by using the mask pattern as a mask.
  • a plurality of plane-shaped reflectors sequentially stacked are formed in the substrate, and are spaced apart from each other in a direction perpendicular to the top surface of the semiconductor substrate.
  • the reflector may include a reflective surface non-parallel with respect to the top surface of the semiconductor substrate.
  • the forming of the reflector may include sequentially performing a plurality of selective element ion implantation processes having different implantation energies from each other to form a plurality of element implantation regions.
  • the element implantation regions have the same width, and a virtual line via the centers of the element implantation regions is oblique with respect to the top surface of the semiconductor substrate.
  • the forming of the reflector may include sequentially performing a plurality of selective element ion implantation processes having different implantation energies from each other to form a plurality of element implantation regions. Widths of the element implantation regions are different from each other, the widths of the stacked element implantation regions decrease from the lowermost element implantation region toward the uppermost element implantation region, and one sidewalls of the stacked element implantation regions are aligned to each other.
  • the forming of the reflector may include: performing a first element ion implantation process in the substrate to form a first element implantation region being plane-shaped; and selectively performing a second element ion implantation process in the substrate to form a plurality of second element implantation regions on the first element implantation region.
  • the second element implantation regions have the less widths than the first element implantation region; the second element implantation regions contact the first ion implantation layer; and the second element implantation regions are spaced apart from each other side by side.
  • the method may further include: removing the cladding layer below the grating coupler; and filing a region where the cladding layer is removed with a low refractive-index material.
  • the reflector is formed in the semiconductor substrate below the grating coupler.
  • a method of forming a semiconductor integrated circuit may include: preparing a substrate including a semiconductor substrate, a cladding layer, and a semiconductor layer, which are sequentially stacked; forming compound patterns on an upper portion of the semiconductor layer using an ion implantation process, the compound patterns being laterally spaced apart from each other and having oblique both sidewalls; and patterning the semiconductor layer to form a grating coupler, the grating coupler including an optical waveguide on the cladding layer and a grating on the optical waveguide.
  • a protruding portion of the grating is a portion of the semiconductor layer between the compound patterns.
  • the forming of the compound pattern may include performing a plurality of selective ion implantation processes having respectively different implantation energies to form a plurality of compound element implantation regions.
  • the compound element implantation regions have the same width, and a virtual line via the centers of the compound element implantation regions is oblique with respect to the top surface of the semiconductor substrate.
  • the forming of the compound pattern further may include performing an annealing process on the substrate after the ion implantation process.
  • the method may further include forming at least one reflector in the substrate below the grating using an element ion implantation process.
  • the reflector may be formed in the cladding layer below the grating.
  • the reflector may be formed in the semiconductor substrate below the grating coupler.
  • At least one reflector is formed below a grating through an ion implantation process. Accordingly, a portion of an optical signal that is transmitted below an optical waveguide is reflected toward the optical wave guide by the reflector. Accordingly, an optical coupling efficiency of a semiconductor integrated circuit is improved.
  • sidewalls of protrusions at a grating are diagonally formed using a chemical compound pattern formed through an ion implantation process. Therefore, an optical coupling efficiency of a grating coupler is improved.
  • FIG. 1 is a sectional view of a semiconductor integrated circuit including a grating coupler according to one embodiment of the present invention
  • FIG. 2 is a sectional view illustrating one modification of a semiconductor integrated circuit of FIG. 1 ;
  • FIG. 3 is a sectional view illustrating another modification of a semiconductor integrated circuit of FIG. 1 ;
  • FIG. 4 is a sectional view illustrating further another modification of a semiconductor integrated circuit of FIG. 1 ;
  • FIGS. 5A and 5B are sectional views illustrating a method of forming a semiconductor integrated circuit of FIG. 1 ;
  • FIGS. 6A to 6D are sectional views illustrating a method of forming a semiconductor integrated circuit of FIG. 2 ;
  • FIGS. 7A and 7B are sectional views illustrating a method of forming a semiconductor integrated circuit of FIG. 3 ;
  • FIGS. 8A to 8D are sectional views illustrating a method of forming a semiconductor integrated circuit of FIG. 4 ;
  • FIG. 9 is a sectional view of a semiconductor integrated circuit including a grating coupler according to another embodiment of the present invention.
  • FIG. 10 is a sectional view illustrating one modification of a semiconductor integrated circuit of FIG. 9 ;
  • FIG. 11 is a sectional view illustrating another modification of a semiconductor integrated circuit of FIG. 9 ;
  • FIG. 12 is a sectional view illustrating further another modification of a semiconductor integrated circuit of FIG. 9 ;
  • FIG. 13 is a sectional view illustrating further another modification of a semiconductor integrated circuit of FIG. 9 ;
  • FIG. 14 is a sectional view illustrating a method of forming a semiconductor integrated circuit of FIG. 9 ;
  • FIG. 15 is a sectional view illustrating a method of forming a semiconductor integrated circuit of FIG. 10 ;
  • FIG. 16 is a sectional view illustrating a method of forming a semiconductor integrated circuit of FIG. 11 ;
  • FIG. 17 is a sectional view illustrating a method of forming a semiconductor integrated circuit of FIG. 12 ;
  • FIG. 18A is a sectional view illustrating a method of forming a semiconductor integrated circuit of FIG. 13 ;
  • FIG. 18B is a sectional view taken along line I-I′ of FIG. 18A ;
  • FIGS. 19 through 23 are sectional views illustrating a method of forming a semiconductor integrated circuit including a grating coupler according to further another embodiment of the present invention.
  • FIG. 1 is a sectional view of a semiconductor integrated circuit including a grating coupler according to one embodiment of the present invention.
  • a cladding layer 102 is disposed on a semiconductor substrate 100 .
  • a grating coupler 115 is disposed on the cladding layer 102 .
  • the grating coupler 115 includes an optical waveguide 112 on the cladding layer 102 and a grating 113 on the optical waveguide 112 .
  • the optical waveguide 112 extends along one direction parallel to the top surface of the semiconductor substrate 100 .
  • the one direction corresponds to an x-axis direction of FIG. 1 .
  • a y-axis direction of FIG. 1 corresponds to a direction vertical to the top surface of the semiconductor substrate 100 .
  • the grating 113 includes a plurality of protrusions 114 spaced apart from each other in the one direction.
  • the grating 113 is formed by the spaced protrusions 114 . Both sidewalls of the protrusions 114 may be vertical to the top surface of the semiconductor substrate 100 . However, the present invention is not limited thereto. The sidewalls of the protrusions 114 may have a different form. For example, the both sidewalls of the protrusions 114 may be oblique with respect to the top surface of the semiconductor substrate 100 .
  • the grating 113 is disposed on a portion of the optical waveguide 112 .
  • An optical fiber 190 may be disposed over the grating coupler 115 .
  • An optical signal 192 transmitted from the optical fiber 190 is transmitted to the optical waveguide 112 through the grating 113 .
  • the optical signal 194 in the optical waveguide 112 is transmitted in a direction parallel to the semiconductor substrate 100 by the grating 113 .
  • a transmission direction of the optical signal through the grating 115 is reversible. That is, the optical signal 196 via the optical waveguide 112 passes through the grating 113 to be outputted above the grating coupler 115 .
  • the optical signal 198 transmitted from the grating coupler 115 can be inputted into the optical fiber 190 .
  • An upper cladding layer 117 is disposed on the grating coupler 115 .
  • the optical fiber 190 is disposed over the upper cladding layer 117 .
  • the upper cladding layer 117 includes at least one of on oxide, a nitride, and a nitride oxide. In certain circumstances, the upper cladding layer 117 can be omitted.
  • An input or output optical signal 192 or 198 of the optical fiber 190 can have a progression direction vertical to the top surface of the semiconductor substrate 100 .
  • an progression direction of the input or output optical signal 192 or 198 in the optical fiber 190 may be projected at a predetermined angle with respect to the top surface of the semiconductor substrate 100 .
  • the input or output optical signal 192 or 198 in the optical fiber 190 may be obliquely projected at an angle of about 5° through about 10° with respect to a vertical line.
  • the present invention is not limited thereto.
  • the input or output optical signal 192 or 198 in the optical fiber 190 may be obliquely projected at a different angle with respect to the vertical line.
  • the semiconductor substrate 100 may be formed of silicon. However, the present invention is not limited thereto.
  • the semiconductor substrate 100 may be formed of germanium, or the cladding layer 102 may be formed of an insulating material having a different refractive-index than the semiconductor substrate 100 .
  • the cladding layer 102 may be formed of an oxide.
  • the grating coupler 115 may be formed of a semiconductor. Especially, the grating coupler 115 may be formed of a semiconductor having an excellent light transmission.
  • the grating coupler 115 may be formed of at least one of silicon, germanium, silicon-germanium, and a compound semiconductor (e.g., III-V group compound semiconductor).
  • At least one reflector 120 a is disposed in the cladding layer 102 .
  • the reflector 120 a may be formed of a material having a different refractive index than the cladding layer 102 .
  • the cladding layer 102 may be formed of an oxide.
  • the reflector 120 a may be formed of silicon.
  • the reflector 120 a may include a small amount of oxygen atoms.
  • the reflector 120 a is disposed below the grating coupler 115 . Especially, the reflector 120 a may be restrictedly disposed below the grating 113 .
  • the reflector 120 a may have a plane shape parallel to the top surface of the semiconductor substrate 100 . That is, the top surface of the reflector 120 a may be parallel to the top surface of the semiconductor substrate 100 .
  • the top surface of the reflector 120 a corresponds to a reflective surface.
  • a plurality of the reflectors 120 a with a plane shape is sequentially stacked in the cladding layer 102 .
  • the reflectors 120 a are spaced apart from each other in a direction (i.e., a y axis direction) perpendicular to the top surface of the semiconductor substrate 100 .
  • the cladding layer 102 is disposed between the adjacent reflectors 120 a .
  • one reflector 120 a with a plane shape can be disposed in the cladding layer 102 below the grating 113 .
  • the input optical signal 192 or 196 passes through the grating 113 , a portion of the optical signal 192 or 196 can be transmitted below the optical waveguide 112 .
  • the portion of the optical signal 192 or 196 transmitted below the optical waveguide 112 is reflected by the reflector 120 a .
  • the light reflected by the reflector 120 a is combined with the output optical signal 194 or 198 . Accordingly, the coupling efficiency of the grating coupler 115 can be improved.
  • the reflectors 120 a with a plane shape are stacked below the grating 113 , the reflectivity with respect to a portion of the light transmitted below the optical waveguide can be further improved.
  • the reflector 120 a may have a different form.
  • the reflector may have a non-parallel oblique plane on the top surface of the semiconductor substrate 100 . This will be described with reference to the drawings.
  • FIG. 2 is a sectional view illustrating one modification of a semiconductor integrated circuit of FIG. 1 .
  • At least one reflector 125 is disposed in the cladding layer 102 below the grating 113 .
  • the reflector 125 has a reflective surface oblique to the top surface of the semiconductor substrate 100 .
  • a plurality of reflectors 125 is disposed below the grating 113 .
  • the reflectors 125 may be arranged along one direction.
  • the reflectors 125 are disposed at the same height.
  • the reflectors 125 are equal-distantly arranged along the one direction.
  • the oblique reflective surfaces of the reflectors 125 are parallel to each other.
  • the reflector 125 may be formed of the same material as the reflector 120 a of FIG. 1 .
  • each of the reflectors 125 substantially has a uniform thickness. That is, each of the reflector 125 may be a flat board-shape that has a uniform thickness and is oblique at a predetermined angle with respect to the top surface of the semiconductor substrate 100 .
  • the upper cladding layer 117 of FIG. 1 is disposed on the grating coupler 115 .
  • the upper cladding layer 117 of FIG. 1 is not illustrated.
  • the upper cladding layer 117 of FIG. 1 may be disposed on the grating coupler 115 according to other modified embodiments.
  • the reflector 125 has an oblique reflective surface, an optical signal transmitted below the optical waveguide 112 can be more efficiently reflected to the optical waveguide 112 . Therefore, coupling efficiency of the grating coupler 115 can be more improved. Additionally, because the reflectors 125 having a small width are arranged along the one direction at the same height and cover an entire region of the grating 113 , a reflectivity of the transmitted optical signal is increased over an entire area of the grating 113 .
  • FIG. 3 is a sectional view illustrating another modification of a semiconductor integrated circuit of FIG. 1 .
  • the reflector 130 is disposed in the cladding layer 102 below the grating 113 .
  • the reflector 130 has a grating shape.
  • the reflector 130 includes a plane base part in the cladding layer 102 and protrusions protruding toward the top surface of the plane base part.
  • the protrusions of the reflectors 130 are spaced apart from each other side by side along one direction parallel to the semiconductor substrate 100 .
  • the top surfaces of the protrusions have the same height.
  • the both sidewalls of the protrusions may be perpendicular to the top surface of the semiconductor substrate 100 .
  • the both sidewalls of the protrusions may be oblique with respect to the top surface of the semiconductor substrate 100 .
  • the reflective surface of the reflector 130 includes the top surfaces and both sidewalls of the protrusions and the top surfaces of the base part between the protrusions.
  • the grating-shaped reflector 130 reflects the light transmitted below the optical waveguide 112 to improve coupling efficiency of the grating coupler 115 .
  • the reflector 130 may be formed of the same material as the reflector 120 a of FIG. 1 .
  • FIG. 4 is a sectional view illustrating further another modification of a semiconductor integrated circuit of FIG. 1 .
  • the reflector of FIG. 4 is similar to the reflector 125 of FIG. 2 .
  • the reflector 135 has an oblique reflective surface.
  • a plurality of the reflectors 135 is arranged along one direction parallel to the top surface of the semiconductor substrate 100 .
  • the reflectors 135 are disposed at the same height.
  • the thickness of each of the reflectors 135 increases along the one direction. In more detail, the thickness of each of the reflector 135 increases as a position in the reflector 135 moves from a first sidewall of the reflector 135 toward a second sidewall of the reflector 135 in the one direction.
  • the lower portions of the reflectors 135 are connected to each other. Unlike this, the reflectors 135 can be spaced apart from each other along the one direction.
  • the reflectors 135 may be formed of the same material as the reflector 120 a of FIG. 1 .
  • a semiconductor integrated circuit according to the present invention includes at least one of reflects 120 a , 125 , 130 , and 135 of FIGS. 1 through 4 .
  • the reflectors 120 a , 125 , 130 , and 135 having respectively different shapes may be stacked in a direction perpendicular to the top surface of the semiconductor substrate 100 .
  • FIGS. 5A and 5B are sectional views illustrating a method of forming a semiconductor integrated circuit of FIG. 1 .
  • a substrate 100 including a semiconductor substrate 100 , a cladding layer 102 , and a semiconductor layer 105 , which are sequentially stacked.
  • the semiconductor substrate 100 is formed of at least one of silicon, germanium, silicon-germanium, and a chemical compound.
  • the cladding layer 102 may be formed of an insulating material having a different refractive-index than the semiconductor layer 105 .
  • the cladding layer 102 may be formed of an oxide.
  • the substrate 110 may be a silicon on insulator (SOI) substrate. Unlike this, the substrate 110 may be formed by ion implanting oxygen in the predetermined depth of a bulk semiconductor substrate.
  • SOI silicon on insulator
  • a region where the oxygen is implanted is formed of the cladding layer 102 .
  • the bulk semiconductor substrate below the region with oxygen corresponds to the semiconductor substrate 100
  • a mask pattern 118 with an opening 119 is formed on the substrate 110 .
  • the opening 119 exposes a predetermined region where a grating is formed.
  • an element ion implantation process is performed to form an element implantation region 120 in the cladding layer 102 .
  • the element ion implantation process implants silicon ions.
  • the element implantation region 120 may have a plane shape.
  • the element ion implantation process is performed once. In this case, one element implantation region 120 is formed in the cladding layer 102 .
  • a plurality of element ion implantation processes can be sequentially performed.
  • the element ion implantation processes are performed using respectively different implantation energies. Accordingly, a plurality of stacked element implantation regions 120 is formed in the cladding layer 102 . At this point, the element implantation regions 120 may be spaced apart from each other in a direction perpendicular to the top surface of the semiconductor substrate 100 .
  • the mask pattern 118 is removed.
  • an annealing process is performed on the substrate 110 . Therefore, the elements in the element implantation region 120 are combined to form the reflector 120 a . Furthermore, using the element ion implantation process, damaged element combination in the semiconductor layer 105 can be recovered.
  • the annealing process can be additionally performed. Unlike this, the annealing process can be replaced with another heat treatment process performed on the substrate 110 . For example, the annealing process can be replaced with a dopant activation process performed on the substrate 110 .
  • the semiconductor layer 105 is patterned to form a grating coupler 115 including an optical waveguide 112 and a grating 113 on the optical waveguide 112 .
  • the grating coupler 115 is formed by a patterning process twice.
  • a process of forming the grating coupler 115 includes a first patterning process for forming the grating 113 on the upper portion of the semiconductor layer 105 and a second patterning process for forming the optical waveguide 112 , by patterning the semiconductor layer 105 .
  • the first patterning process is performed first, and then the second patterning process is performed, and vice versa.
  • the grating coupler 115 is formed. Unlike this, after forming the grating coupler 115 , the reflector 120 a can be formed also.
  • the reflectors 120 a are formed through an element ion implantation process. Accordingly, the forming of the reflectors 120 a is very simple. Consequently, a manufacturing process of a semiconductor integrated circuit including the reflectors 120 a and the grating coupler 115 can be simplified. That is, the productivity of a semiconductor integrated circuit having an excellent coupling efficiency can be improved.
  • FIGS. 6A and 6D are sectional views illustrating a method of forming a semiconductor integrated circuit of FIG. 2 .
  • a first mask pattern 122 a is formed on a substrate 110 including a semiconductor substrate 100 , a cladding layer 102 , and a semiconductor layer 105 , which are sequentially stacked.
  • the first mask pattern 122 a includes a plurality of first openings 123 a .
  • the first openings 123 a are spaced apart from each other side by side along one direction parallel to the top surface of the semiconductor substrate 100 .
  • the first openings 123 a are equal-distantly arranged along the one direction.
  • the first openings 123 a have the first widths W 1 in the one direction. At this point, the first widths W 1 of the first openings 123 a are identical to each other.
  • a first element ion implantation process is performed with a first implantation energy. Accordingly, a plurality of first element implantation regions 124 a is formed in the cladding layer 102 .
  • the first element ion implantation process can implant silicon ions. Due to the first mask pattern 122 a , the first element implantation regions 124 a are equal-distantly spaced apart from each other along the one direction. The first element implantation regions 124 a are formed at the same height.
  • the first mask pattern 122 a is removed, and a second mask pattern 122 b having a plurality of second openings 123 b is formed on the substrate 110 .
  • the second openings 123 b are spaced apart from each other along the one direction.
  • the second openings 123 b may be equal-distantly arranged along the one direction.
  • Each of the second openings 123 b has the second width W 2 in the one direction.
  • the second width W 2 may be identical to the first width W 1 .
  • the second openings 123 b are respectively formed at the positions, each of which is spaced a first separation distance D apart from the positions where the first openings 123 a are formed along the one direction.
  • the first separation distance D is greater than 0 and equal to or less than the first width W 1 .
  • a second element ion implantation process is performed with a second implantation energy.
  • the second implantation energy may be less than the first implantation energy.
  • the second element ion implantation process implants the same element ions as the first element ion implantation process. Due to the second element ion implantation process, a plurality of second element implantation regions 124 a is formed in the cladding layer 102 .
  • the second element implantation regions 124 b are respectively formed on one edges of the first element implantation regions 124 a .
  • the second element implantation regions 124 b may respectively contact one edges of first element implantation regions 124 a .
  • the second element implantation regions 124 b may have the same widths as the first element implantation regions 124 a .
  • the second element implantation regions 124 b are equal-distantly spaced in the one direction and disposed at the same height. After forming the second element implantation regions 124 b , the second mask pattern 122 b is removed.
  • a third mask pattern having third openings is formed on the substrate 110 .
  • the third openings are equal-distantly arranged along the one direction and have the same third widths.
  • the third widths of the third openings may be identical to the first width W 1 .
  • the third openings may be formed at the positions, each of which is spaced a second separation distance apart from the positions where the second openings 123 b are formed along the one direction.
  • the second separation distance may be identical to the first distance D.
  • a third element ion implantation process is performed with a third implantation energy.
  • the third implantation energy may be less than the second implantation energy.
  • the third element ion implantation process can be performed using silicon.
  • a plurality of third element implantation regions 124 c is formed in the cladding layer 102 through the third element ion implantation process.
  • the third element implantation regions 124 c respectively contact one edges of the second element implantation regions 124 b .
  • the third element implantation regions 124 c may have the same width as the first and second element implantation regions 124 a and 124 b . Then, the third mask pattern is removed.
  • a fourth mask pattern having fourth openings that are equal-distantly arranged in the one direction is formed on the substrate 110 .
  • the fourth width of the fourth opening may be identical to the first width W 1 .
  • the fourth openings are respectively formed at the positions, each of which is spaced a third separation distance apart from the positions where the third openings are formed.
  • the third separation distance may be identical to the first separation distance D.
  • a fourth element ion implantation process is performed using a fourth implantation energy. Therefore, a plurality of fourth element implantation regions 124 d that are equal-distantly arranged along the one direction is formed in the cladding layer 102 .
  • the fourth element implantation regions 124 d contact one edges of the third element implantation regions 124 c .
  • the fourth element ion implantation process can implant silicon ions.
  • the fourth mask pattern is removed.
  • the first, second, third, and fourth element implantation regions 124 a , 124 b , 124 c , and 124 d may have the same element.
  • the first, second, third, and fourth element implantation regions 124 a , 124 b , 124 c , and 124 d may be obliquely stacked. That is, a virtual line 150 via the centers of the first, second, third, and fourth element implantation regions 124 a , 124 b , 124 c , and 124 d is oblique with respect to the top surface of the semiconductor substrate 100 .
  • the virtual line 150 is a straight line.
  • selective element ion implantation processes are performed four times to form the first to fourth element implantation regions 124 a , 124 b , 124 c , and 124 d .
  • two or more than five times of selective element ion implantation processes are performed to form a plurality of element implantation regions that are obliquely stacked in the cladding layer 102 and contact each other.
  • the formation order of the first to fourth element implantation regions 124 a , 124 b , 124 c , and 124 d is random.
  • an annealing process is performed on the substrate 110 having the first to fourth element implantation regions 124 a , 124 b , 124 c , and 124 d to form a plurality of reflectors 125 in the cladding layer 102 .
  • the annealing process may be replaced with another annealing process that can be performed on the substrate 110 such as the annealing process of FIG. 5B . Because of the annealing process, elements in the first to fourth element implantation regions 124 a , 124 b , 124 c , and 124 d are combined to form a plurality of the reflectors 125 .
  • each of the reflectors 125 has a flat reflective surface, which is oblique to the top surface of the semiconductor substrate 100 .
  • the semiconductor layer 105 is patterned to form a grating coupler 115 including the optical waveguide 112 and the grating 113 .
  • a method of forming the grating coupler 115 is identical to the method illustrated with reference to FIG. 5B .
  • the grating coupler 115 can be formed.
  • the first to fourth element implantation regions 124 a , 124 b , 124 c , and 124 d can be formed.
  • FIGS. 7A and 7B are sectional views illustrating a method of forming a semiconductor integrated circuit of FIG. 3 .
  • a first mask pattern having a first opening is formed on the substrate 110 .
  • a first element ion implantation process is performed with a first implantation energy. Therefore, the first element implantation region 129 a is formed in the cladding layer 102 .
  • the first element ion implantation process implants silicon ions.
  • the first element implantation region 129 a has a plane shape.
  • the first mask pattern is removed.
  • a second mask pattern 127 having a plurality of second openings is formed on the substrate 110 .
  • the second openings 128 are formed over the first element implantation regions 129 a .
  • the second openings 128 are equal-distantly arranged.
  • a second element ion implantation process is performed with a second implantation energy.
  • the second implantation energy is less than the first implantation energy.
  • the second element ion implantation process implants silicon ions. Due to the second element ion implantation process, a plurality of second element implantation regions 129 b is formed on the first element implantation region 129 a .
  • the second element implantation regions 129 b are equal-distantly arranged.
  • the second element implantation regions 129 b may contact the top of the first element implantation region 129 a .
  • the second mask pattern 127 is removed. After forming the second element implantation region 129 b , the first element implantation region 129 b can be formed.
  • an annealing process is performed on the substrate 110 to form a grating-shaped reflector 130 .
  • the annealing process can be replaced with another annealing process that can be performed on the substrate 110 , as illustrated in the FIGS. 5B and 6D .
  • the semiconductor layer 105 is patterned to form the grating coupler 115 .
  • the grating coupler 115 can be formed using the same method described with reference to FIG. 5B .
  • FIGS. 8A and 8D are sectional views illustrating a method of forming a semiconductor integrated circuit of FIG. 4 .
  • a substrate 110 including a semiconductor substrate 100 , a cladding layer 102 , and a semiconductor layer 105 .
  • a first mask pattern having at least one first opening is formed on the substrate 110 .
  • the first element ion implantation process is performed with a first implantation energy. Therefore, a first element implantation region 134 a is formed in the cladding layer 102 .
  • the first element implantation region 134 a may have one plane shape.
  • a plurality of first element implantation regions 134 a having the first width may be arranged along one direction parallel to the top surface of the semiconductor substrate 100 .
  • a plurality of element implantation regions 134 a are connected to each other side by side to form one plane shape.
  • the first mask pattern is removed.
  • a second mask pattern 132 having a plurality of second openings 133 is formed on the substrate 110 .
  • the second openings 133 are spaced apart from each other along the one direction.
  • Each of the second openings 133 has the second width Wa in the one direction.
  • a second element ion implantation process of a second implantation energy is performed to form a plurality of second element implantation regions 134 b in the cladding layer 102 .
  • the second implantation energy is less than the first implantation energy.
  • the second element implantation regions 134 b are arranged to be spaced apart from each other.
  • the second element implantation region 134 b may contact the top of the first element implantation region 134 a .
  • the second element implantation regions 134 b have the second width Wa.
  • the second width Wa is formed to be less than the first width.
  • the second mask pattern 132 is removed, and a third mask pattern 132 ′ having a plurality of third openings 133 ′ is formed on the substrate 110 .
  • Each of the third openings 133 ′ has the third width Wb.
  • the third width Wb is less than the second width Wa.
  • a third element ion implantation process of a third implantation energy is performed.
  • the third implantation energy is less than the first implantation energy.
  • the first element implantation regions 134 c are respectively formed in the cladding layer 102 and on the second element implantation regions 134 b .
  • the third element implantation regions 134 c have the third width Wb.
  • the third mask pattern 132 is removed, and a fourth mask pattern having a plurality of fourth openings is formed on the substrate 110 .
  • Each of the fourth openings has the fourth width.
  • the fourth width is less than the third width Wb.
  • a fourth element ion implantation process of a fourth implantation energy is performed.
  • the fourth implantation energy is less than the third implantation energy.
  • a plurality of fourth element implantation regions 134 d are formed in the cladding layer 102 through the forth element ion implantation process.
  • the fourth element implantation regions 134 d are respectively formed on the third element implantation regions 134 c .
  • the fourth mask pattern is removed.
  • the first to fourth selective element ion implantation processes can implant silicon ions.
  • the first to fourth element implantation regions 134 a , 134 b , 134 , and 134 d are implanted with the same element.
  • the first to fourth element implantation regions 134 a , 134 b , 134 c , and 134 d are sequentially stacked.
  • the widths of the first to fourth element implantation regions 134 a , 134 b , 134 c , and 134 d are different from each other.
  • the widths of the first to fourth element implantation regions 134 a , 134 b , 134 c , and 134 d are decreased from the lowermost element implantation region toward the uppermost element implantation, and one sidewalls of at least second to fourth implantation layers 134 b , 134 c , and 134 d are vertically aligned. Accordingly, the other sidewalls of at least the second to fourth implantation layers 134 b to 134 d have a stepped shape.
  • an annealing process is performed on the substrate 110 having the first to fourth element implantation regions 134 a , 134 b , 134 , and 134 d . Accordingly, a plurality of reflectors 135 is formed in the cladding layer 102 . Each of the reflectors 135 has an oblique reflective surface with respect to the top surface of the semiconductor substrate 100 .
  • the annealing process may be replaced with another annealing process that can be performed on the substrate 110 .
  • the semiconductor layer 105 is patterned to form a grating coupler 115 .
  • a method of forming the grating coupler 115 is identical to that of the FIG. 5B .
  • a plurality of selective element ion implantation processes having respectively different elements is sequentially performed. Therefore, sequentially-stacked element implantation regions are formed. At this point, one sidewalls of stacked element implantation regions are arranged to each other, and the widths of the stacked element implantation regions are decreased from the lowermost element implantation region toward the uppermost element implantation region. Therefore, the reflector 135 having an oblique reflective surface is formed through the annealing process.
  • a method of forming a semiconductor integrated circuit according to the present invention includes at least one of the method of forming the reflector of FIGS. 5A and 5B , the method of forming the reflector of FIGS. 6A through 6D , the method of forming the reflector of FIGS. 7A through 7D , and the method of forming the reflector of FIGS. 8A through 8D .
  • the reflectors 120 a , 125 , 130 , and 135 having the respectively different forms may be stacked in the cladding layer 102 in a direction perpendicular to the top surface of the semiconductor substrate 100 .
  • a semiconductor integrated circuit according to the second embodiment of the present invention includes a reflector in a semiconductor substrate.
  • Like reference numerals refer to like elements throughout.
  • FIG. 9 is a sectional view of a semiconductor integrated circuit including a grating coupler according to another embodiment of the present invention.
  • a cladding layer 102 is disposed on a semiconductor substrate 100 , and a grating coupler 115 is disposed on the cladding layer 102 .
  • the grating coupler 115 includes an optical waveguide 112 on the cladding layer 102 , and a grating 113 on the optical waveguide 112 .
  • the semiconductor substrate 100 is formed of at least one of silicon, germanium, silicon-germanium, and a chemical compound, as illustrated in the first embodiment.
  • At least one reflector 220 a is disposed in the semiconductor substrate 100 below the grating 113 .
  • the reflector 220 a is formed of a material having a different refractive-index than the semiconductor substrate 100 .
  • the reflector 220 a includes at least one of an oxide, a nitride, and an oxide nitride.
  • the reflector 220 a has a plane shape parallel to the top surface of the semiconductor substrate 100 . Accordingly, the reflector 220 a has a reflective surface parallel to the top surface of the semiconductor substrate 100 .
  • the reflectors 220 a are sequentially stacked in the semiconductor substrate 100 below the grating 113 . At this point, the reflectors 220 a are spaced apart from each other in a direction perpendicular to the top surface of the semiconductor substrate 100 .
  • a portion of an optical signal transmitted below the optical waveguide 112 is reflected by the reflector 220 a , and then returns to the optical waveguide 112 . Therefore, an optical coupling efficiency of a semiconductor integrated circuit including the grating coupling 115 can be improved.
  • the reflector 220 a disposed in the semiconductor substrate 100 below the grating coupling 113 may have different forms having an oblique plane un-parallel to the top surface of the semiconductor substrate 100 . This will be described with reference to the drawings.
  • FIG. 10 is a sectional view illustrating one modification of a semiconductor integrated circuit of FIG. 9 .
  • a plurality of reflectors 225 is disposed in a semiconductor substrate 100 below a grating 113 .
  • Each of the reflectors 225 has a reflective surface oblique to the top surface of the semiconductor substrate 100 .
  • the reflectors 225 are disposed at the same height along one direction parallel to the top surface of the semiconductor substrate 100 .
  • the reflectors 225 may have the same thickness.
  • the reflectors 225 may be formed of the same material as the reflector 220 a of FIG. 9 .
  • FIG. 11 is a sectional view illustrating one modification of a semiconductor integrated circuit of FIG. 9 .
  • a reflector 230 is disposed in a semiconductor substrate 100 below a grating 113 .
  • the reflector 230 has a grating shape.
  • the reflector 230 includes protrusions spaced apart from each other side by side. Planes of the reflector 230 include top surfaces and both sidewalls of the protrusions of the reflector 230 .
  • the reflector 230 may be formed of the same material as the reflector 220 a of FIG. 9 .
  • FIG. 12 is a sectional view illustrating one modification of a semiconductor integrated circuit of FIG. 9 .
  • a plurality of reflectors 235 is disposed in a semiconductor substrate 100 below the grating 113 .
  • the reflectors 235 have a reflective surface oblique to the top surface of the semiconductor substrate 100 .
  • the width of each of the reflectors 235 increases as it moves along one direction parallel to the top surface of the semiconductor substrate 100 .
  • the lower portions of the reflectors 235 are connected to each other.
  • the reflectors 235 are formed of the same material as the reflector 220 a of FIG. 9 .
  • a semiconductor integrated circuit includes at least one of the reflectors 220 a , 225 , 230 , and 235 of FIGS. 9 through 12 .
  • the reflectors 220 a , 225 , 230 , and 235 having respectively different forms may be stacked and arranged in a direction perpendicular to the top surface of the semiconductor substrate 100 .
  • a material different from the cladding layer 102 may be interposed between the semiconductor substrate 100 and the grating 113 . This will be described with reference to the drawings.
  • FIG. 13 is a sectional view illustrating one modification of a semiconductor integrated circuit of FIG. 9 .
  • a reflector 230 is disposed in a semiconductor substrate 100 below the grating 113 .
  • a low refractive-index material 255 fills a region 250 , where a cladding layer 102 is removed, below the grating 113 .
  • the low refractive-index material 255 may have a lower refractive-index than the semiconductor substrate 100 .
  • the refractive-index of the low refractive-index material 255 may be lower than that of the grating coupler 115 .
  • the low refractive-index material 255 includes at least one of air, a nitride, and an oxide nitride.
  • a boundary of the low refractive-index material 255 and the semiconductor substrate 100 constitutes a reflective surface. Accordingly, a portion of an optical signal transmitted below an optical waveguide 112 of the grating coupler 115 is reflected at the boundary between the low refractive-index material 255 and the semiconductor substrate 100 , and then returns to the optical waveguide 112 . Consequently, due to the boundary between the reflector 230 , the low refractive-index material 255 and the semiconductor substrate 100 , a coupling efficiency of the semiconductor integrated circuit including the grating coupler 115 can be further improved.
  • the reflector 230 may be replaced with one of the reflector 220 a of FIG. 9 , the reflector 225 of FIG. 10 , and the reflector 235 of FIG. 12 . Furthermore, at least one of the reflectors 220 a , 225 , 230 , and 235 of FIGS. 9 through 12 may be disposed in the semiconductor substrate 100 below the grating 113 . In this case, the reflectors 220 a , 225 , 230 , and 235 having respectively different forms are stacked and arranged in a direction perpendicular to the top surface of the semiconductor substrate 100 .
  • FIG. 14 is a sectional view illustrating a method of forming a semiconductor integrated circuit of FIG. 9 .
  • a substrate 110 including a semiconductor substrate 100 , a cladding layer 102 , and a semiconductor layer 105 , which are sequentially stacked.
  • a mask pattern 218 having an opening 219 is formed on the substrate 110 .
  • an element ion implantation process is performed. Therefore, an element implantation region 220 is formed in the semiconductor substrate 100 .
  • An element used in the element ion implantation process includes at least one of oxygen and nitrogen.
  • a plurality of element ion implantation process having respectively different implantation energies is sequentially performed. Therefore, a plurality of element implantation regions 220 in the semiconductor substrate 100 may be stacked in a direction perpendicular to the top surface of the semiconductor substrate 100 .
  • the mask pattern 218 is removed, and an annealing process is performed on the substrate 110 .
  • the element implantation regions 220 are formed of the reflectors 220 a of FIG. 9 through the annealing process. As illustrated in the first embodiment of the present invention, the annealing process may be replaced with another annealing process that can be performed on the substrate 110 .
  • the semiconductor layer 105 is patterned to form the grating coupler 115 of FIG. 9 . Because the method of forming the grating coupler 115 is described with reference to FIG. 5B , its overlapping description is omitted for conciseness.
  • the process of forming the reflector 220 a may be performed before or after the process of forming the grating coupler 115 .
  • FIG. 15 is a sectional view illustrating a method of forming a semiconductor integrated circuit of FIG. 10 .
  • a substrate 100 including a semiconductor substrate 100 , a cladding layer 102 , and a semiconductor layer 105 , which are sequentially stacked.
  • a plurality of selective element ion implantation processes having respectively different elements is sequentially performed to form stacked element implantation regions 224 a , 224 b , 224 c , and 224 d in the semiconductor substrate 100 .
  • the selective element ion implantation process can implant at least one of oxygen and nitrogen.
  • the element implantation regions 224 a , 224 b , 224 c , and 224 d may have the same width.
  • the element implantation regions 224 a , 224 b , 224 c , and 224 d are arranged oblique to the top surface of the semiconductor substrate 100 .
  • a virtual line 240 via the centers of the element implantation regions 224 a to 224 d is oblique to the top surface of the semiconductor substrate 100 .
  • the stacked element implantation regions 224 a , 224 b , 224 c , and 224 d may constitute an element implantation region group.
  • a plurality of element implantation region groups is arranged and spaced apart from each other in the semiconductor substrate 110 along one direction parallel to the top surface of the semiconductor substrate 100 .
  • the element implantation region groups are disposed at the same height.
  • An annealing process is performed on the substrate 110 . Accordingly, the reflectors 225 of FIG. 10 are formed. The annealing process is replaced with another annealing process that can be performed on the substrate 110 .
  • the semiconductor layer 105 is patterned to form the grating coupler 115 of FIG. 10 .
  • the process of forming the reflectors 225 may be performed before or after the process of forming the grating coupler 115 .
  • FIG. 16 is a sectional view illustrating a method of forming a semiconductor integrated circuit of FIG. 11 .
  • a first mask pattern having a first opening is formed on a substrate 110 including a semiconductor substrate 100 , a cladding layer 102 , and a semiconductor layer 105 .
  • an element ion implantation process of a first implantation energy is performed to form a first element implantation region 229 a in the semiconductor substrate 100 .
  • the first element implantation region 229 a has a plane shape.
  • the first mask pattern is removed, and a second mask pattern having a plurality of second openings is formed on the substrate 110 .
  • an element ion implantation process of a second implantation energy is performed to form a plurality of second element implantation regions 229 b on the first element implantation region 229 a .
  • the second implantation energy is less than the first implantation energy.
  • the second mask pattern is removed.
  • An annealing process is performed on the substrate 110 having the first and second element implantation regions 129 a and 129 b to form the reflector 230 of FIG. 11 .
  • the annealing process can be replaced with another annealing process that can be performed on the substrate 110 .
  • Element ion implantation processes of the first and second implantation energies can implant at least one of oxygen and nitrogen.
  • the semiconductor layer 106 is patterned to form the grating coupler 115 of FIG. 11 .
  • the process of forming the reflector 230 is performed before or after the process of forming the grating coupler 115 .
  • FIG. 17 is a sectional view illustrating a method of forming a semiconductor integrated circuit of FIG. 12 .
  • a plurality of selective element ion implantation processes having respectively different energies is sequentially performed on the substrate 110 to form sequentially stacked element implantation regions 234 a , 234 b , 234 c , and 234 d in the semiconductor substrate 100 .
  • the sequentially stacked element implantation regions 234 a , 234 b , 234 c , and 234 d may constitute one element implantation region group.
  • the element implantation region groups which are arranged in one direction parallel to the top surface of the semiconductor substrate 110 , are formed in the semiconductor substrate 100 . At this point, the element implantation regions 234 a , i.e., the lowest layer of the element implantation region groups, are connected to the each other.
  • the widths of the stacked element implantation regions 234 a , 234 b , 234 c , and 234 d are different from each other.
  • the widths of the stacked element implantation regions 234 a , 234 b , 234 c , and 234 d are decreased as it approaches the upper direction.
  • at least one sidewalls of the stacked element implantation regions 234 b , 234 c , and 234 d on the lowest element implantation region 234 a may be arranged each other. Accordingly, the other sidewalls of the element implantation regions 234 b to 234 d may have a stepped form.
  • An annealing process is performed on the substrate 110 having the element implantation regions 234 a , 234 b , 234 c , and 234 d to form the reflector 235 of FIG. 12 .
  • the annealing process is replaced with another annealing process that can be performed on the substrate 110 .
  • the semiconductor layer 105 is patterned to form the grating coupler 115 of FIG. 12 .
  • the process of forming the reflectors 235 is performed before or after the process of forming the grating coupler 115 .
  • FIG. 18A is a sectional view illustrating a method of forming a semiconductor integrated circuit of FIG. 13 .
  • FIG. 18B is a sectional view taken along line I-I′ of FIG. 18A .
  • an etching mask pattern 245 is formed on the entire surface of the semiconductor substrate 100 .
  • the etching mask pattern 245 has an opening 247 .
  • the opening 247 crosses over the grating coupler 115 .
  • the opening 247 exposes the cladding layer 102 adjacent to both sides of the grating 113 .
  • the opening 247 exposes the grating 113 .
  • the cladding layer 102 is isotropically etched. At this point, the cladding layer 102 below the grating 113 is removed. Next, the etching mask pattern 245 is removed. The region 250 where the cladding layer 102 is removed is filled with the low refractive-index material 255 of FIG. 13 .
  • the low refractive-index material 255 may include at least one of nitride, oxynitride and air. Alternatively, the low refractive-index material 255 may include another material except nitride, oxynitride and air. Therefore, the semiconductor integrated circuit of FIG. 13 can be realized.
  • the method of FIG. 14 , the method of FIG. 15 , the method of FIG. 16 , the method of FIG. 17 , and method of FIGS. 18A and 18B can be combined to realize the semiconductor integrated circuit of the present invention.
  • FIGS. 19 through 23 are sectional views illustrating a method of forming a semiconductor integrated circuit including a grating coupler according to further another embodiment of the present invention.
  • a first mask pattern 302 a is formed on a substrate 110 including a semiconductor substrate 100 , a cladding layer 102 , and a semiconductor layer 105 , which are sequentially stacked.
  • the first mask pattern 300 a includes a plurality of first openings 302 a .
  • the first openings 302 a have the first widths.
  • the first openings 302 a are arranged and spaced apart from each other along one direction parallel to the top surface of the semiconductor substrate 100 .
  • an ion implantation process of a first implantation energy is performed to form a plurality of first compound element implantation regions 305 a on the upper portion of the semiconductor layer 105 .
  • the first compound element implantation regions 305 a are arranged along the one direction.
  • the ion implantation process of the first implantation energy can implant at least one of oxygen, nitrogen, boron, phosphorus, and arsenic.
  • the first compound element implantation region 305 a includes, at least one of oxygen, nitrogen, boron, phosphorus, and arsenic.
  • At least one reflector 120 a is formed in the cladding layer 102 .
  • the reflector 120 a may be replaced with other reflectors 125 , 130 , 135 , 220 a , 225 , 230 , and 235 according to the first and second embodiments.
  • a plurality of reflectors also can be formed using at least one of the reflectors 120 a , 125 , 130 , 135 , 220 a , 225 , 230 , and 235 .
  • the first mask pattern 300 a is removed, and a second mask pattern 300 b having a plurality of second openings 302 b is formed on the substrate 110 .
  • the second openings 302 b are respectively formed on the positions, each of which is spaced a first separation distance apart from the positions where the first openings 302 a are formed along in one direction.
  • the second openings 302 b have the second width.
  • the second width is identical to the first width.
  • an ion implantation process of a second implantation energy is performed to form a second compound element implantation region 305 b on the first compound element implantation region 305 a .
  • the second implantation energy is less than the first implantation energy.
  • the ion implantation process of the second implantation energy can implant ions identical to those of the ion implantation process of the first implantation energy. Due to the first and second openings 302 a and 302 b , the width of the first compound element implantation region 305 a and the width of the second compound element implantation region 305 b are the same.
  • the second mask pattern is removed.
  • a selective ion implantation process is performed through the third mask pattern with third openings and an ion implantation process of a third implantation energy. Therefore, third compound element implantation regions 305 c are formed in the semiconductor layer 105 .
  • the third implantation energy is less than the second implantation energy.
  • the third openings are respectively formed on the positions, each of which is spaced a second separation distance apart from the positions where the second openings are formed along the one direction.
  • the second separation distance may be identical to the first separation distance.
  • the third widths of the third openings may be identical to the first and second widths.
  • the compound elements implanted in the third compound element implantation region 305 c may be the same as the elements implanted in the first and second compound element layers 305 a and 305 b.
  • a selective ion implantation process is performed through a fourth mask pattern with fourth openings and an ion implantation process of a fourth implantation energy. Therefore, fourth compound element implantation regions 305 d are formed in the semiconductor layer 105 .
  • the fourth implantation energy is less than the third implantation energy.
  • the fourth openings are respectively formed on the positions, each of which is spaced a third separation distance apart from the positions where the third openings are formed along the one direction.
  • the third separation distance may be identical to the second separation distance.
  • the fourth widths of the fourth openings may be identical to the first to third widths.
  • the compound elements in the fourth element implantation region 305 d may be the same as the first to third compound element implantation regions 305 a , 305 b , and 305 c .
  • the compound element implantation region 305 d i.e., the uppermost layer, may have the top surface identical to that of the semiconductor layer 105 .
  • the stacked compound element implantation regions 305 a , 305 b , 305 c , and 305 d may have the same widths.
  • a virtual line 350 via the centers of the stacked compound element implantation regions 305 a , 305 b , 305 c , and 305 d may be oblique to the top surface of the semiconductor substrate 100 .
  • both sidewalls at the element implantation region group including the stacked compound element implantation regions 305 a , 305 b , 305 c , and 305 d may be oblique to the top surface of the semiconductor substrate 100 .
  • the stacked compound element implantation regions 305 a , 305 b , 305 c , and 305 d have a compound pattern 310 .
  • Both sidewalls of the compound pattern 310 are oblique to the top surface of the semiconductor substrate 100 .
  • the compound pattern 310 may be formed of an oxide, an oxide nitride, or a nitride.
  • a plurality of compound patterns 310 is spaced apart from each other along the one direction at the upper portion of the semiconductor layer 105 . At this point, a portion of the semiconductor layer 105 between adjacent compound patterns 310 corresponds to the protrusion of the grating.
  • the protrusion of the grating has oblique sidewalls because of the oblique sidewalls of the compound patterns 310 .
  • the compound patterns 310 are removed to form the grating 113 .
  • the semiconductor layer 105 is patterned to form the grating coupler 115 a .
  • the grating coupler 115 a includes an optical waveguide 112 and a grating 113 a disposed on the optical waveguide 112 .
  • the grating 113 a includes protrusions 114 a having a plurality of oblique sidewalls. Protrusions 114 a of the grating 113 a is oblique with respect to the top surface of the semiconductor substrate 100 , such that a coupling efficiency of the grating coupler 115 a increases.
  • the optical waveguide 112 is formed.
  • the compound patterns 310 can be formed on the upper portion of the optical waveguide 112 to form the grating 113 a.
  • the upper cladding layer 117 of FIG. 1 is formed on the grating coupler 115 a .
  • a process of removing the compound pattern 310 can be omitted. That is, when the compound pattern 310 includes the same material as the upper cladding layer 117 , a process of removing the compound pattern 310 can be omitted.
  • the methods of forming the semiconductor integrated circuit according to the first and second embodiments may include the method of forming the grating coupler 115 a with the grating 113 a . That is, among the methods of forming the semiconductor integrated circuit according to the first and second embodiments, the methods of forming the grating coupler 115 may be replaced with the method of forming the grating coupler 115 a of the third embodiment.

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Optics & Photonics (AREA)
  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Optical Integrated Circuits (AREA)
US12/117,708 2007-12-17 2008-05-08 Semiconductor integrated circuits including grating coupler for optical communication and methods of forming the same Abandoned US20090154871A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/684,677 US8165437B2 (en) 2007-12-17 2010-01-08 Semiconductor integrated circuits including grating coupler for optical communication and methods of forming the same

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR10-2007-0132341 2007-12-17
KR1020070132341A KR100918381B1 (ko) 2007-12-17 2007-12-17 광통신을 위한 회절격자 커플러를 포함하는 반도체집적회로 및 그 형성 방법

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/684,677 Division US8165437B2 (en) 2007-12-17 2010-01-08 Semiconductor integrated circuits including grating coupler for optical communication and methods of forming the same

Publications (1)

Publication Number Publication Date
US20090154871A1 true US20090154871A1 (en) 2009-06-18

Family

ID=40753395

Family Applications (2)

Application Number Title Priority Date Filing Date
US12/117,708 Abandoned US20090154871A1 (en) 2007-12-17 2008-05-08 Semiconductor integrated circuits including grating coupler for optical communication and methods of forming the same
US12/684,677 Expired - Fee Related US8165437B2 (en) 2007-12-17 2010-01-08 Semiconductor integrated circuits including grating coupler for optical communication and methods of forming the same

Family Applications After (1)

Application Number Title Priority Date Filing Date
US12/684,677 Expired - Fee Related US8165437B2 (en) 2007-12-17 2010-01-08 Semiconductor integrated circuits including grating coupler for optical communication and methods of forming the same

Country Status (2)

Country Link
US (2) US20090154871A1 (ko)
KR (1) KR100918381B1 (ko)

Cited By (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101915965A (zh) * 2010-08-23 2010-12-15 清华大学 光栅耦合器及其封装结构
US20110038588A1 (en) * 2009-08-14 2011-02-17 Electronics And Telecommunications Research Institute Optical coupler
US20110133063A1 (en) * 2009-12-03 2011-06-09 Samsung Electronics Co., Ltd. Optical waveguide and coupler apparatus and method of manufacturing the same
US20110206381A1 (en) * 2010-02-25 2011-08-25 Samsung Electronics Co., Ltd. Optical serializing/deserializing apparatus and method and method of manufacturing same
US20140153873A1 (en) * 2012-12-03 2014-06-05 Electronics And Telecommunications Research Institute Optical coupling module for silicon photonics chip
US20150131089A1 (en) * 2013-11-11 2015-05-14 Taiwan Semiconductor Manufacturing Company, Ltd. Optical spectroscopy device, process of making the same, and method of using the same
US9274283B1 (en) * 2014-09-30 2016-03-01 Globalfoundries Inc. Silicon photonics alignment tolerant vertical grating couplers
US20190278036A1 (en) * 2018-03-07 2019-09-12 Lightwave Logic Inc. Embedded hermetic capsule and method
WO2020057166A1 (en) * 2018-09-21 2020-03-26 Shenzhen GOODIX Technology Co., Ltd. Image sensor and semiconductor structure
JP2020056885A (ja) * 2018-10-01 2020-04-09 株式会社豊田中央研究所 光学装置及びレーザレーダ装置
US10983273B1 (en) * 2020-06-22 2021-04-20 Voyant Photonics, Inc. Integrated optical waveguide emitter
US11231544B2 (en) * 2015-11-06 2022-01-25 Magic Leap, Inc. Metasurfaces for redirecting light and methods for fabricating
US11243338B2 (en) 2017-01-27 2022-02-08 Magic Leap, Inc. Diffraction gratings formed by metasurfaces having differently oriented nanobeams
WO2022109418A1 (en) * 2020-11-23 2022-05-27 Ours Technology, Llc Optical coupler for lidar sensor
US11347001B2 (en) * 2020-04-01 2022-05-31 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor structure and method of fabricating the same
US11360306B2 (en) 2016-05-06 2022-06-14 Magic Leap, Inc. Metasurfaces with asymmetric gratings for redirecting light and methods for fabricating
US11681153B2 (en) 2017-01-27 2023-06-20 Magic Leap, Inc. Antireflection coatings for metasurfaces
KR102683046B1 (ko) 2020-11-23 2024-07-08 오로라 오퍼레이션스, 인크. 라이다 센서를 위한 광 커플러

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2922031B1 (fr) * 2007-10-03 2011-07-29 Commissariat Energie Atomique Dispositif optique a circuits photoniques superposes, pour couplage avec un ou plusieurs guides optiques.
US8995799B2 (en) 2011-11-02 2015-03-31 Samsung Electronics Co., Ltd. Optoelectronic chips including coupler region and methods of manufacturing the same
US9097845B2 (en) 2011-11-02 2015-08-04 Samsung Electronics Co., Ltd. Optoelectronic chips including coupler region and methods of manufacturing the same
GB201202128D0 (en) * 2012-02-08 2012-03-21 Univ Leeds Novel material
US9812597B2 (en) 2014-08-12 2017-11-07 Personal Genomics, Inc. Optical sensor and manufacturing method thereof
DE102014219663A1 (de) * 2014-09-29 2016-03-31 Ihp Gmbh - Innovations For High Performance Microelectronics / Leibniz-Institut Für Innovative Mikroelektronik Photonisch integrierter Chip, optisches Bauelement mit photonisch integriertem Chip und Verfahren zu deren Herstellung
KR101725637B1 (ko) * 2015-06-10 2017-04-11 홍익대학교 산학협력단 주파수 대역폭이 향상된 그레이팅-투-그레이팅 커플러를 이용한 광 신호 커플링 장치 및 광 신호 커플링 방법
KR102119589B1 (ko) 2015-06-24 2020-06-09 한국전자통신연구원 코히어런트 광통신용 광학 위상 다이버시티 수신기
CN105242350B (zh) * 2015-10-27 2018-08-14 宁波屹诺电子科技有限公司 一种硅基电镀金属反射镜光栅耦合器及其制作方法
FR3051561B1 (fr) * 2016-05-20 2019-07-12 Stmicroelectronics (Crolles 2) Sas Dispositif photonique integre a couplage optique ameliore
US11262605B2 (en) * 2017-08-31 2022-03-01 Lightwave Logic Inc. Active region-less polymer modulator integrated on a common PIC platform and method
KR102632526B1 (ko) 2018-04-11 2024-02-02 삼성전자주식회사 광 집적 회로
JP7112254B2 (ja) * 2018-05-31 2022-08-03 ルネサスエレクトロニクス株式会社 半導体モジュールおよび半導体モジュールを用いた通信方法
KR20220112472A (ko) 2021-02-04 2022-08-11 한국전자통신연구원 평판형 광 도파로 기반 광 트랜시버

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4914667A (en) * 1987-01-21 1990-04-03 American Telephone And Telegraph Company, At&T Bell Laboratories Hybrid laser for optical communications, and transmitter, system, and method
US5673284A (en) * 1994-05-25 1997-09-30 Texas Instruments Incorporated Integrated laser and coupled waveguide
US20010012423A1 (en) * 1997-12-15 2001-08-09 Butler Jerome K. Single wavelength semiconductor laser with grating-assisted dielectric waveguide coupler
US6282219B1 (en) * 1998-08-12 2001-08-28 Texas Instruments Incorporated Substrate stack construction for enhanced coupling efficiency of optical couplers
US20030063629A1 (en) * 2001-09-27 2003-04-03 Davis Monica K. Multimode fiber laser gratings
US6568841B2 (en) * 2000-05-04 2003-05-27 Koninklijke Philips Electronics N.V. Illumination unit for a device having a multi-color reflective liquid crystal display
US20040156589A1 (en) * 2003-02-11 2004-08-12 Luxtera, Inc Optical waveguide grating coupler incorporating reflective optical elements and anti-reflection elements
US20050141808A1 (en) * 2003-12-24 2005-06-30 National Research Council Of Canada Optical off-chip interconnects in multichannel planar waveguide devices
US6944192B2 (en) * 2001-03-14 2005-09-13 Corning Incorporated Planar laser
US7065271B2 (en) * 2002-10-25 2006-06-20 Intel Corporation Optical grating coupler
US7535944B1 (en) * 2000-05-26 2009-05-19 Opticomp Corporation Photonic crystal/waveguide coupler for VCSELS and photodetectors

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5581643A (en) * 1994-12-08 1996-12-03 Northern Telecom Limited Optical waveguide cross-point switch
US6212216B1 (en) * 1996-12-17 2001-04-03 Ramadas M. R. Pillai External cavity micro laser apparatus
KR100215474B1 (ko) * 1997-03-31 1999-08-16 윤종용 투사방식 영상재생장치의 반사형 회절장치
US6785447B2 (en) * 1998-10-09 2004-08-31 Fujitsu Limited Single and multilayer waveguides and fabrication process
US6845184B1 (en) * 1998-10-09 2005-01-18 Fujitsu Limited Multi-layer opto-electronic substrates with electrical and optical interconnections and methods for making
KR100349599B1 (ko) * 2000-04-14 2002-08-23 삼성전자 주식회사 양자 효율이 향상된 양자점 적외선 탐지기
AU2003241784A1 (en) * 2002-05-28 2003-12-12 Matsushita Electric Works, Ltd. Material for substrate mounting optical circuit-electric circuit mixedly and substrate mounting optical circuit-electric circuit mixedly
AU2003298532A1 (en) * 2002-08-22 2004-05-13 Xponent Photonics Inc. Grating-stabilized semiconductor laser
US7271461B2 (en) * 2004-02-27 2007-09-18 Banpil Photonics Stackable optoelectronics chip-to-chip interconnects and method of manufacturing
US7323677B1 (en) * 2004-07-15 2008-01-29 Mississippi State University Fiber-bragg grating-loop ringdown method and apparatus
WO2008047346A2 (en) * 2006-10-17 2008-04-24 Oms Displays Ltd. Semitransparent integrated optic mirror

Patent Citations (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4914667A (en) * 1987-01-21 1990-04-03 American Telephone And Telegraph Company, At&T Bell Laboratories Hybrid laser for optical communications, and transmitter, system, and method
US5673284A (en) * 1994-05-25 1997-09-30 Texas Instruments Incorporated Integrated laser and coupled waveguide
US6064783A (en) * 1994-05-25 2000-05-16 Congdon; Philip A. Integrated laser and coupled waveguide
US20010012423A1 (en) * 1997-12-15 2001-08-09 Butler Jerome K. Single wavelength semiconductor laser with grating-assisted dielectric waveguide coupler
US6487328B2 (en) * 1997-12-15 2002-11-26 Texas Instruments Incorporated Single wavelength semiconductor laser with grating-assisted dielectric waveguide coupler
US6282219B1 (en) * 1998-08-12 2001-08-28 Texas Instruments Incorporated Substrate stack construction for enhanced coupling efficiency of optical couplers
US6568841B2 (en) * 2000-05-04 2003-05-27 Koninklijke Philips Electronics N.V. Illumination unit for a device having a multi-color reflective liquid crystal display
US7535944B1 (en) * 2000-05-26 2009-05-19 Opticomp Corporation Photonic crystal/waveguide coupler for VCSELS and photodetectors
US6944192B2 (en) * 2001-03-14 2005-09-13 Corning Incorporated Planar laser
US20030063629A1 (en) * 2001-09-27 2003-04-03 Davis Monica K. Multimode fiber laser gratings
US7065271B2 (en) * 2002-10-25 2006-06-20 Intel Corporation Optical grating coupler
US7184625B2 (en) * 2003-02-11 2007-02-27 Luxtera, Inc Optical waveguide grating coupler incorporating reflective optical elements and anti-reflection elements
US7184627B1 (en) * 2003-02-11 2007-02-27 Gunn Iii Lawrence C Optical waveguide grating coupler incorporating reflective optical elements and anti-reflection elements
US20040156589A1 (en) * 2003-02-11 2004-08-12 Luxtera, Inc Optical waveguide grating coupler incorporating reflective optical elements and anti-reflection elements
US20050141808A1 (en) * 2003-12-24 2005-06-30 National Research Council Of Canada Optical off-chip interconnects in multichannel planar waveguide devices

Cited By (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110038588A1 (en) * 2009-08-14 2011-02-17 Electronics And Telecommunications Research Institute Optical coupler
US20110133063A1 (en) * 2009-12-03 2011-06-09 Samsung Electronics Co., Ltd. Optical waveguide and coupler apparatus and method of manufacturing the same
US8791405B2 (en) 2009-12-03 2014-07-29 Samsung Electronics Co., Ltd. Optical waveguide and coupler apparatus and method of manufacturing the same
US20110206381A1 (en) * 2010-02-25 2011-08-25 Samsung Electronics Co., Ltd. Optical serializing/deserializing apparatus and method and method of manufacturing same
CN101915965A (zh) * 2010-08-23 2010-12-15 清华大学 光栅耦合器及其封装结构
US9042691B2 (en) * 2012-12-03 2015-05-26 Electronics And Telecommunications Research Institute Optical coupling module for silicon photonics chip
US20140153873A1 (en) * 2012-12-03 2014-06-05 Electronics And Telecommunications Research Institute Optical coupling module for silicon photonics chip
US9459144B2 (en) 2013-11-11 2016-10-04 Taiwan Semiconductor Manufacturing Company, Ltd. Optical spectroscopy device, process of making the same, and method of using the same
US9228896B2 (en) * 2013-11-11 2016-01-05 Taiwan Semiconductor Manufacturing Company, Ltd. Optical spectroscopy device, process of making the same, and method of using the same
US20150131089A1 (en) * 2013-11-11 2015-05-14 Taiwan Semiconductor Manufacturing Company, Ltd. Optical spectroscopy device, process of making the same, and method of using the same
US9274283B1 (en) * 2014-09-30 2016-03-01 Globalfoundries Inc. Silicon photonics alignment tolerant vertical grating couplers
US11231544B2 (en) * 2015-11-06 2022-01-25 Magic Leap, Inc. Metasurfaces for redirecting light and methods for fabricating
US11789198B2 (en) 2015-11-06 2023-10-17 Magic Leap, Inc. Metasurfaces for redirecting light and methods for fabricating
US11360306B2 (en) 2016-05-06 2022-06-14 Magic Leap, Inc. Metasurfaces with asymmetric gratings for redirecting light and methods for fabricating
US11796818B2 (en) 2016-05-06 2023-10-24 Magic Leap, Inc. Metasurfaces with asymetric gratings for redirecting light and methods for fabricating
US11243338B2 (en) 2017-01-27 2022-02-08 Magic Leap, Inc. Diffraction gratings formed by metasurfaces having differently oriented nanobeams
US11681153B2 (en) 2017-01-27 2023-06-20 Magic Leap, Inc. Antireflection coatings for metasurfaces
US20190278036A1 (en) * 2018-03-07 2019-09-12 Lightwave Logic Inc. Embedded hermetic capsule and method
US11177303B2 (en) 2018-09-21 2021-11-16 Shenzhen GOODIX Technology Co., Ltd. Image sensor and semiconductor structure
WO2020057166A1 (en) * 2018-09-21 2020-03-26 Shenzhen GOODIX Technology Co., Ltd. Image sensor and semiconductor structure
JP2020056885A (ja) * 2018-10-01 2020-04-09 株式会社豊田中央研究所 光学装置及びレーザレーダ装置
JP7159763B2 (ja) 2018-10-01 2022-10-25 株式会社デンソー 光学装置及びレーザレーダ装置
US11347001B2 (en) * 2020-04-01 2022-05-31 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor structure and method of fabricating the same
US10983273B1 (en) * 2020-06-22 2021-04-20 Voyant Photonics, Inc. Integrated optical waveguide emitter
CN116583769A (zh) * 2020-11-23 2023-08-11 我们科技有限责任公司 用于lidar传感器的光耦合器
US11454709B2 (en) 2020-11-23 2022-09-27 Ours Technology, Llc Optical coupler for LIDAR sensor
WO2022109418A1 (en) * 2020-11-23 2022-05-27 Ours Technology, Llc Optical coupler for lidar sensor
US11906667B2 (en) 2020-11-23 2024-02-20 Aurora Operations, Inc. Optical coupler for LIDAR sensor
JP7473083B2 (ja) 2020-11-23 2024-04-23 オーロラ・オペレイションズ・インコーポレイティッド Ｌｉｄａｒセンサーのための光カプラ
KR102683046B1 (ko) 2020-11-23 2024-07-08 오로라 오퍼레이션스, 인크. 라이다 센서를 위한 광 커플러

Also Published As

Publication number Publication date
KR20090064952A (ko) 2009-06-22
US8165437B2 (en) 2012-04-24
US20100111469A1 (en) 2010-05-06
KR100918381B1 (ko) 2009-09-22

Similar Documents

Publication Publication Date Title
US8165437B2 (en) Semiconductor integrated circuits including grating coupler for optical communication and methods of forming the same
US9484482B2 (en) Efficient optical (light) coupling
US7218826B1 (en) CMOS process active waveguides on five layer substrates
US10859765B2 (en) Optical coupling device and method for manufacturing the same
US20110135265A1 (en) Method of forming waveguide facet and photonics device using the method
US9946023B2 (en) Optical attenuator and fabrication method thereof
CN113640925A (zh) 具有堆叠层的边缘耦合器
US9244236B2 (en) Method for making a photonic integrated circuit having a plurality of lenses
US7881574B2 (en) Optical device
CN112558219A (zh) 一种光器件及其制造方法
CN110361810A (zh) 光学集成电路
JP4195992B2 (ja) スポットサイズ変換器の製造方法
US11822122B2 (en) Waveguide structures
US11550200B2 (en) Reconfigurable optical grating/coupler
CN102200612A (zh) 嵌入光纤的玻璃板及其制造方法
US8288185B2 (en) Semiconductor devices and methods of forming the same
US8139907B2 (en) Optoelectronic device and method of forming the same
WO2021177990A1 (en) Semiconductor die containing silicon nitride stress compensating regions and method for making the same
CN108931859B (zh) 半导体器件
CN115079344B (zh) 用于光子集成电路的光学天线及其形成方法
US8394705B2 (en) Method of manufacturing semiconductor device having optical devices
US20240111106A1 (en) Photonic glass layer substrate with embedded optical structures for communicating with an electro optical integrated circuit
CN117250697B (zh) 高效光栅耦合器
KR102080688B1 (ko) 격자 결합기
JP2006053471A (ja) 光導波装置及びその製造方法、並びに光情報処理装置

Legal Events

Date Code Title Description
AS Assignment

Owner name: ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTIT

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:PYO, JUNGHYUNG;KWON, O-KYUN;KIM, GYUNGOCK;REEL/FRAME:021132/0441

Effective date: 20080422

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION