US20080067541A1 - Nitride-based semiconductor device and method of fabricating the same - Google Patents
Nitride-based semiconductor device and method of fabricating the same Download PDFInfo
- Publication number
- US20080067541A1 US20080067541A1 US11/928,185 US92818507A US2008067541A1 US 20080067541 A1 US20080067541 A1 US 20080067541A1 US 92818507 A US92818507 A US 92818507A US 2008067541 A1 US2008067541 A1 US 2008067541A1
- Authority
- US
- United States
- Prior art keywords
- nitride
- back surface
- based semiconductor
- semiconductor layer
- type gan
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 202
- 150000004767 nitrides Chemical class 0.000 title claims abstract description 114
- 238000004519 manufacturing process Methods 0.000 title abstract description 27
- 239000000758 substrate Substances 0.000 claims abstract description 46
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 abstract description 91
- 238000005530 etching Methods 0.000 abstract description 70
- 229910052757 nitrogen Inorganic materials 0.000 abstract description 45
- 229910052984 zinc sulfide Inorganic materials 0.000 abstract description 13
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 163
- 239000007789 gas Substances 0.000 description 42
- 230000007547 defect Effects 0.000 description 31
- VEXZGXHMUGYJMC-UHFFFAOYSA-N Hydrochloric acid Chemical compound Cl VEXZGXHMUGYJMC-UHFFFAOYSA-N 0.000 description 28
- 238000001020 plasma etching Methods 0.000 description 27
- 238000005498 polishing Methods 0.000 description 26
- 108091006149 Electron carriers Proteins 0.000 description 22
- KZBUYRJDOAKODT-UHFFFAOYSA-N Chlorine Chemical compound ClCl KZBUYRJDOAKODT-UHFFFAOYSA-N 0.000 description 21
- 238000000034 method Methods 0.000 description 17
- 229910015844 BCl3 Inorganic materials 0.000 description 13
- FAQYAMRNWDIXMY-UHFFFAOYSA-N trichloroborane Chemical compound ClB(Cl)Cl FAQYAMRNWDIXMY-UHFFFAOYSA-N 0.000 description 13
- 238000010306 acid treatment Methods 0.000 description 12
- 238000001312 dry etching Methods 0.000 description 10
- 230000008569 process Effects 0.000 description 9
- 238000005253 cladding Methods 0.000 description 8
- 239000002019 doping agent Substances 0.000 description 8
- 230000015572 biosynthetic process Effects 0.000 description 7
- ZAMOUSCENKQFHK-UHFFFAOYSA-N Chlorine atom Chemical compound [Cl] ZAMOUSCENKQFHK-UHFFFAOYSA-N 0.000 description 5
- 239000000460 chlorine Substances 0.000 description 5
- 229910052801 chlorine Inorganic materials 0.000 description 5
- 230000009467 reduction Effects 0.000 description 5
- 238000001039 wet etching Methods 0.000 description 5
- 229910052582 BN Inorganic materials 0.000 description 4
- PZNSFCLAULLKQX-UHFFFAOYSA-N Boron nitride Chemical compound N#B PZNSFCLAULLKQX-UHFFFAOYSA-N 0.000 description 4
- NWAIGJYBQQYSPW-UHFFFAOYSA-N azanylidyneindigane Chemical compound [In]#N NWAIGJYBQQYSPW-UHFFFAOYSA-N 0.000 description 4
- 238000003776 cleavage reaction Methods 0.000 description 4
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 description 4
- 238000010438 heat treatment Methods 0.000 description 4
- 239000000463 material Substances 0.000 description 4
- 239000000203 mixture Substances 0.000 description 4
- 230000007017 scission Effects 0.000 description 4
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 description 3
- 238000004458 analytical method Methods 0.000 description 3
- QZPSXPBJTPJTSZ-UHFFFAOYSA-N aqua regia Chemical compound Cl.O[N+]([O-])=O QZPSXPBJTPJTSZ-UHFFFAOYSA-N 0.000 description 3
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 3
- 238000002955 isolation Methods 0.000 description 3
- 238000002488 metal-organic chemical vapour deposition Methods 0.000 description 3
- 229910052760 oxygen Inorganic materials 0.000 description 3
- 239000001301 oxygen Substances 0.000 description 3
- 229910052594 sapphire Inorganic materials 0.000 description 3
- 239000010980 sapphire Substances 0.000 description 3
- WKBOTKDWSSQWDR-UHFFFAOYSA-N Bromine atom Chemical compound [Br] WKBOTKDWSSQWDR-UHFFFAOYSA-N 0.000 description 2
- PXGOKWXKJXAPGV-UHFFFAOYSA-N Fluorine Chemical compound FF PXGOKWXKJXAPGV-UHFFFAOYSA-N 0.000 description 2
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 2
- 229910002567 K2S2O8 Inorganic materials 0.000 description 2
- NINIDFKCEFEMDL-UHFFFAOYSA-N Sulfur Chemical compound [S] NINIDFKCEFEMDL-UHFFFAOYSA-N 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 2
- 230000000903 blocking effect Effects 0.000 description 2
- GDTBXPJZTBHREO-UHFFFAOYSA-N bromine Substances BrBr GDTBXPJZTBHREO-UHFFFAOYSA-N 0.000 description 2
- 229910052794 bromium Inorganic materials 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 229910052731 fluorine Inorganic materials 0.000 description 2
- 239000011737 fluorine Substances 0.000 description 2
- 239000011521 glass Substances 0.000 description 2
- PNDPGZBMCMUPRI-UHFFFAOYSA-N iodine Chemical compound II PNDPGZBMCMUPRI-UHFFFAOYSA-N 0.000 description 2
- 238000005259 measurement Methods 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 239000002245 particle Substances 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000011593 sulfur Substances 0.000 description 2
- 229910052717 sulfur Inorganic materials 0.000 description 2
- 229910000789 Aluminium-silicon alloy Inorganic materials 0.000 description 1
- QGZKDVFQNNGYKY-UHFFFAOYSA-O Ammonium Chemical compound [NH4+] QGZKDVFQNNGYKY-UHFFFAOYSA-O 0.000 description 1
- 230000005355 Hall effect Effects 0.000 description 1
- 229910052774 Proactinium Inorganic materials 0.000 description 1
- 229910003910 SiCl4 Inorganic materials 0.000 description 1
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- 229910021529 ammonia Inorganic materials 0.000 description 1
- 230000001174 ascending effect Effects 0.000 description 1
- 239000012298 atmosphere Substances 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 239000012159 carrier gas Substances 0.000 description 1
- 238000012790 confirmation Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 229910003460 diamond Inorganic materials 0.000 description 1
- 239000010432 diamond Substances 0.000 description 1
- 229910001873 dinitrogen Inorganic materials 0.000 description 1
- 238000007598 dipping method Methods 0.000 description 1
- 238000002474 experimental method Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 238000002248 hydride vapour-phase epitaxy Methods 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 238000010884 ion-beam technique Methods 0.000 description 1
- 230000031700 light absorption Effects 0.000 description 1
- 238000004949 mass spectrometry Methods 0.000 description 1
- QSHDDOUJBYECFT-UHFFFAOYSA-N mercury Chemical compound [Hg] QSHDDOUJBYECFT-UHFFFAOYSA-N 0.000 description 1
- 229910052753 mercury Inorganic materials 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 239000012299 nitrogen atmosphere Substances 0.000 description 1
- 229910000069 nitrogen hydride Inorganic materials 0.000 description 1
- 239000003921 oil Substances 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- FDNAPBUWERUEDA-UHFFFAOYSA-N silicon tetrachloride Chemical compound Cl[Si](Cl)(Cl)Cl FDNAPBUWERUEDA-UHFFFAOYSA-N 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 238000004381 surface treatment Methods 0.000 description 1
- TXEYQDLBPFQVAA-UHFFFAOYSA-N tetrafluoromethane Chemical compound FC(F)(F)F TXEYQDLBPFQVAA-UHFFFAOYSA-N 0.000 description 1
- 229910052716 thallium Inorganic materials 0.000 description 1
- -1 thallium nitride Chemical class 0.000 description 1
- 238000011282 treatment Methods 0.000 description 1
- JLTRXTDYQLMHGR-UHFFFAOYSA-N trimethylaluminium Chemical compound C[Al](C)C JLTRXTDYQLMHGR-UHFFFAOYSA-N 0.000 description 1
- 238000001771 vacuum deposition Methods 0.000 description 1
- 230000000007 visual effect Effects 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
- 229910052725 zinc Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
- H01S5/00—Semiconductor lasers
- H01S5/30—Structure or shape of the active region; Materials used for the active region
- H01S5/32—Structure or shape of the active region; Materials used for the active region comprising PN junctions, e.g. hetero- or double- heterostructures
- H01S5/323—Structure or shape of the active region; Materials used for the active region comprising PN junctions, e.g. hetero- or double- heterostructures in AIIIBV compounds, e.g. AlGaAs-laser, InP-based laser
- H01S5/32308—Structure or shape of the active region; Materials used for the active region comprising PN junctions, e.g. hetero- or double- heterostructures in AIIIBV compounds, e.g. AlGaAs-laser, InP-based laser emitting light at a wavelength less than 900 nm
- H01S5/32341—Structure or shape of the active region; Materials used for the active region comprising PN junctions, e.g. hetero- or double- heterostructures in AIIIBV compounds, e.g. AlGaAs-laser, InP-based laser emitting light at a wavelength less than 900 nm blue laser based on GaN or GaP
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y20/00—Nanooptics, e.g. quantum optics or photonic crystals
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28575—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising AIIIBV compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66446—Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET]
- H01L29/66462—Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET] with a heterojunction interface channel or gate, e.g. HFET, HIGFET, SISFET, HJFET, HEMT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
- H01L33/0062—Processes for devices with an active region comprising only III-V compounds
- H01L33/0066—Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound
- H01L33/007—Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound comprising nitride compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/26—Materials of the light emitting region
- H01L33/30—Materials of the light emitting region containing only elements of Group III and Group V of the Periodic Table
- H01L33/32—Materials of the light emitting region containing only elements of Group III and Group V of the Periodic Table containing nitrogen
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
- H01S5/00—Semiconductor lasers
- H01S5/30—Structure or shape of the active region; Materials used for the active region
- H01S5/34—Structure or shape of the active region; Materials used for the active region comprising quantum well or superlattice structures, e.g. single quantum well [SQW] lasers, multiple quantum well [MQW] lasers or graded index separate confinement heterostructure [GRINSCH] lasers
- H01S5/343—Structure or shape of the active region; Materials used for the active region comprising quantum well or superlattice structures, e.g. single quantum well [SQW] lasers, multiple quantum well [MQW] lasers or graded index separate confinement heterostructure [GRINSCH] lasers in AIIIBV compounds, e.g. AlGaAs-laser, InP-based laser
- H01S5/34333—Structure or shape of the active region; Materials used for the active region comprising quantum well or superlattice structures, e.g. single quantum well [SQW] lasers, multiple quantum well [MQW] lasers or graded index separate confinement heterostructure [GRINSCH] lasers in AIIIBV compounds, e.g. AlGaAs-laser, InP-based laser with a well layer based on Ga(In)N or Ga(In)P, e.g. blue laser
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
- H01L29/2003—Nitride compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
- H01L33/0093—Wafer bonding; Removal of the growth substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/14—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a carrier transport control structure, e.g. highly-doped semiconductor layer or current-blocking structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/36—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes
- H01L33/40—Materials therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
- H01S2304/00—Special growth methods for semiconductor lasers
- H01S2304/04—MOCVD or MOVPE
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
- H01S5/00—Semiconductor lasers
- H01S5/04—Processes or apparatus for excitation, e.g. pumping, e.g. by electron beams
- H01S5/042—Electrical excitation ; Circuits therefor
- H01S5/0425—Electrodes, e.g. characterised by the structure
- H01S5/04252—Electrodes, e.g. characterised by the structure characterised by the material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
- H01S5/00—Semiconductor lasers
- H01S5/20—Structure or shape of the semiconductor body to guide the optical wave ; Confining structures perpendicular to the optical axis, e.g. index or gain guiding, stripe geometry, broad area lasers, gain tailoring, transverse or lateral reflectors, special cladding structures, MQW barrier reflection layers
- H01S5/22—Structure or shape of the semiconductor body to guide the optical wave ; Confining structures perpendicular to the optical axis, e.g. index or gain guiding, stripe geometry, broad area lasers, gain tailoring, transverse or lateral reflectors, special cladding structures, MQW barrier reflection layers having a ridge or stripe structure
- H01S5/2201—Structure or shape of the semiconductor body to guide the optical wave ; Confining structures perpendicular to the optical axis, e.g. index or gain guiding, stripe geometry, broad area lasers, gain tailoring, transverse or lateral reflectors, special cladding structures, MQW barrier reflection layers having a ridge or stripe structure in a specific crystallographic orientation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
- H01S5/00—Semiconductor lasers
- H01S5/30—Structure or shape of the active region; Materials used for the active region
- H01S5/305—Structure or shape of the active region; Materials used for the active region characterised by the doping materials used in the laser structure
Definitions
- the present invention relates to a nitride-based semiconductor device and a method of fabricating the same, and more particularly, it relates to a nitride-based semiconductor device having an electrode and a method of fabricating the same.
- a nitride-based semiconductor laser device has recently been expected as a light source for an advanced large capacity optical disk, and actively developed.
- an insulating sapphire substrate is employed for forming a nitride-based semiconductor laser device.
- a nitride-based semiconductor layer is formed on the sapphire substrate, however, a large number of defects (dislocations) are disadvantageously formed in the nitride-based semiconductor layer due to large difference between the lattice constants of the sapphire substrate and the nitride-based semiconductor layer. Consequently, the characteristics of the nitride-based semiconductor laser device are disadvantageously reduced.
- a nitride-based semiconductor laser device employing a nitride-based semiconductor substrate such as a GaN substrate having small difference in lattice constant with respect to a nitride-based semiconductor layer is proposed in general.
- FIG. 7 is a sectional view showing a conventional nitride-based semiconductor laser device employing an n-type GaN substrate 101 .
- nitride-based semiconductor layers ( 102 to 110 ) are grown on a Ga face ((HKLM) plane: M denotes a positive integer) to be improved in crystallinity in a process of fabricating the conventional nitride-based semiconductor laser device.
- a nitrogen face ((HKL-M) plane: M denotes a positive integer) of the n-type GaN substrate 101 having a wurtzite structure is employed as the back surface, so that an n-side electrode 112 is formed on this back surface of the n-type GaN substrate 101 .
- the fabrication process for the conventional nitride-based semiconductor laser device is now described in detail.
- an n-type layer 102 consisting of n-type GaN having a thickness of about 3 ⁇ m
- an n-type buffer layer 103 consisting of n-type In 0.05 Ga 0.95 N having a thickness of about 100 nm
- an n-type cladding layer 104 consisting of n-type Al 0.05 Ga 0.95 N having a thickness of about 400 nm
- an n-type light guide layer 105 consisting of n-type GaN having a thickness of about 70 nm
- an MQW (multiple quantum well) active layer 106 having an MQW structure
- a p-type layer 107 consisting of p-type Al 0.2 Ga 0.8 N having a thickness of about 200 nm
- a p-type light guide layer 108 consisting of p-type GaN having a thickness of about 70 nm
- a p-type cladding layer 109 consisting of p-type Al 0.05 Ga 0.95 N having a thickness of about 400
- a p-side electrode 111 is formed on a prescribed region of the upper surface of the p-type contact layer 110 .
- the back surface of the n-type GaN substrate 101 is polished until the thickness of the n-type GaN substrate 101 reaches a prescribed level of about 100 ⁇ m, and an n-side electrode 112 to thereafter formed on the back surface (nitrogen face) of the n-type GaN substrate 101 .
- the n-type GaN substrate 101 and the layers 102 to 110 are cleft thereby performing element isolation and forming a cavity facet.
- the conventional nitride-based semiconductor laser device shown in FIG. 7 is completed.
- the n-type GaN substrate 101 is so hard that it is difficult to excellently perform device isolation and form the cavity facet by cleavage.
- a method of mechanically polishing the back surface of the n-type GaN substrate 101 before the cleavage step for reducing irregularity on the back surface thereby excellently performing element isolation and forming the cavity facet Is proposed. This method is disclosed in Japanese Patent Laying-Open No. 2002-26438, for example.
- the nitrogen face of the n-type GaN substrate 101 is so easily oxidized that the contact resistance between the n-type GaN substrate 101 and the n-side electrode 112 formed on the back surface (nitrogen face) thereof is disadvantageously increased also by this.
- An object of the present invention is to provide a method of fabricating a nitride-based semiconductor device capable of reducing contact resistance between the back surface of a nitride-based semiconductor substrate or the like and an electrode.
- Another object of the present invention is to reduce the number of defects in the vicinity of the back surface of the nitride-based semiconductor substrate or the like in the aforementioned method of fabricating a nitride-based semiconductor device.
- Still another object of the present invention is to provide a nitride-based semiconductor device capable of reducing contact resistance between the back surface of a nitride-based semiconductor substrate or the like and an electrode.
- a method of fabricating a nitride-based semiconductor device comprises steps of etching the back surface of a first semiconductor layer consisting of either an n-type nitride-based semiconductor layer or a nitride-based semiconductor substrate having a wurtzite structure and thereafter forming an n-side electrode on the etched back surface of the first semiconductor layer.
- the back surface of the first semiconductor layer consisting of either an n-type nitride-based semiconductor layer or a nitride-based semiconductor substrate having a wurtzite structure is etched as hereinabove described, whereby a region including defects in the vicinity of the back surface of the first semiconductor layer resulting from a polishing step or the like can be removed for reducing the number of defects in the vicinity of the back surface of the first semiconductor layer.
- an electron carrier concentration can be inhibited from reduction resulting from trap of electron carriers by defects, so that the electron carrier concentration can be increased on the back surface of the first semiconductor layer.
- the back surface of the first semiconductor layer is so etched that flatness thereof can be improved as compared with that of a mechanically polished back surface.
- the n-side electrode formed on the back surface of the first semiconductor layer can also be improved in flatness, whereby adhesion between the n-side electrode and a radiator base can be improved when the former is mounted on the latter. Consequently, excellent reliability can be attained.
- the n-side electrode formed on the back surface of the first semiconductor layer can be so improved in flatness that wire bondability with respect to the n-side electrode can be improved when the n-side electrode is wire-bonded.
- the back surface of the first semiconductor layer preferably includes a nitrogen face of the first semiconductor layer.
- nitrogen face denotes a wide concept indicating not only a complete nitrogen face but also a surface mainly formed by a nitrogen face. More specifically, the term nitrogen face includes a surface having a nitrogen face of at least 50% in the present invention.
- the etching step preferably includes a step of etching the back surface of the first semiconductor layer by dry etching.
- the back surface of the first semiconductor layer can be easily improved in flatness and the number of defects can be reduced in the vicinity of the back surface due to the dry etching.
- the step of etching the back surface of the first semiconductor layer by dry etching preferably includes a step of etching the back surface of the first semiconductor layer by reactive ion etching with Cl 2 gas and BCl 3 gas.
- the back surface of the first semiconductor layer can be easily improved in flatness and the number of defects can be easily reduced in the vicinity of the back surface.
- the ratio of the flow rate of BCl 3 gas to the flow rate of Cl 2 gas in the step of etching the back surface of the first semiconductor layer by the reactive ion etching is preferably at least 30% and not more than 70%.
- the back surface of the first semiconductor layer can be improved in flatness in this range of the ratio of the flow rate of BCl 3 gas to that of Cl 2 gas, and hence the back surface of the first semiconductor layer can be reliably improved in flatness by setting the ratio within this range.
- the etching depth and the etching time in the step of etching the back surface of the first semiconductor layer by dry etching are preferably proportional to each other. According to this structure, the etching depth can be accurately controlled by adjusting the etching time.
- the etching step preferably includes a step of etching the back surface of the first semiconductor layer thereby converting the back surface of the first semiconductor layer to a mirror surface. According to this structure, the back surface of the first semiconductor layer can be further improved in flatness.
- the aforementioned method of fabricating a nitride-based semiconductor device according to the first aspect preferably further comprises a step of performing heat treatment after the step of forming the n-side electrode. According to this structure, contact resistance between the first semiconductor layer and the n-side electrode can be further reduced.
- the etching step preferably includes a step of etching the back surface of the first semiconductor layer by a thickness of at least about 1 ⁇ m. According to this structure, a region including defects in the vicinity of the back surface of the first semiconductor layer resulting from a polishing step or the like can be so sufficiently removed that the number of defects can be further reduced in the vicinity of the back surface of the first semiconductor layer.
- the first semiconductor layer may include the n-type nitride-based semiconductor layer or the nitride-based semiconductor substrate consisting of at least one material selected from a group consisting of GaN, BN, AlN, InN and TlN.
- the n-side electrode may include an Al film.
- the nitride-based semiconductor device is preferably a nitride-based semiconductor light-emitting device. According to this structure, contact resistance between the first semiconductor layer and the n-side electrode can be reduced in the nitride based semiconductor light-emitting device, whereby the nitride-based semiconductor light-emitting device can attain excellent emissivity.
- the aforementioned method of fabricating a nitride-based semiconductor device preferably further comprises a step of dipping a nitrogen face of the etched first semiconductor layer in a solution containing at least one of chlorine, fluorine, bromine, iodine, sulfur and ammonium in advance of the step of forming the n-side electrode.
- a solution containing at least one of chlorine, fluorine, bromine, iodine, sulfur and ammonium in advance of the step of forming the n-side electrode.
- the method of fabricating a nitride-based semiconductor device further comprises a step of performing hydrochloric acid treatment on the back surface of the first semiconductor layer with an HCl solution in advance of the step of forming the n-side electrode.
- a step of performing hydrochloric acid treatment on the back surface of the first semiconductor layer with an HCl solution in advance of the step of forming the n-side electrode.
- the aforementioned method of fabricating a nitride-based semiconductor device preferably further comprises a step of polishing the back surface of the first semiconductor layer in advance of the etching step. Also, when polishing the back surface of the first semiconductor layer, the back surface of the first semiconductor layer can be improved in flatness and the number of defects resulting from polishing can be reduced in the vicinity of the back surface through the etching step following the polishing step.
- the etching step preferably includes a step of etching the back surface of the first semiconductor layer by wet etching.
- the back surface of the first semiconductor layer can be easily improved in flatness and the number of defects can be easily reduced in the vicinity of the back surface due to the wet etching.
- the step of etching the back surface of the first semiconductor layer by wet etching preferably includes a step of etching the back surface of the first semiconductor layer with at least one etchant selected from a group consisting of aqua regia, KOH and K 2 S 2 O 8 .
- the step of etching the back surface of the first semiconductor layer by wet etching preferably includes a step of etching the back surface of the first semiconductor layer while increasing the temperature to about 120° C.
- the etching rate can be increased to about 10 times that in wet etching carried out under the room temperature.
- a method of fabricating a nitride-based semiconductor device comprises steps of etching a nitrogen face of a first semiconductor layer consisting of either an n-type nitride-based semiconductor layer or a nitride-based semiconductor substrate having a wurtzite structure by dry etching and thereafter forming an n-side electrode on the etched nitrogen face of the first semiconductor layer.
- the nitrogen face of the first semiconductor layer consisting of either an n-type nitride-based semiconductor layer or a nitride-based semiconductor substrate having a wurtzite structure is etched by dry etching as hereinabove described, whereby a region including defects in the vicinity of the first semiconductor layer resulting from a polishing step or the like can be so reduced that the number of defects can be reduced in the vicinity of the nitrogen face of the first semiconductor layer.
- reduction of an electron carrier concentration resulting from trap of electron carriers by defects can be suppressed, whereby the electron carrier concentration can be increased in the nitrogen face of the first semiconductor layer.
- the nitrogen face of the first semiconductor layer is so etched by dry etching that flatness thereof can be improved as compared with that of a mechanically polished nitrogen face.
- the n-side electrode formed on the nitrogen face of the first semiconductor layer can also be improved in flatness, whereby adhesion between the n-side electrode and a radiator base can be improved when the former is mounted on the latter. Consequently, high radiability can be attained.
- the n-side electrode formed on the nitrogen face of the first semiconductor layer can be so improved in flatness that wire bondability with respect to the n-side electrode can be improved when the n-side electrode is wire-bonded.
- a nitride-based semiconductor device is formed through steps of etching the back surface of a first semiconductor layer consisting of either an n-type nitride-based semiconductor layer or a nitride-based semiconductor substrate having a wurtzite structure and thereafter forming an n-side electrode on the etched back surface of the first semiconductor layer.
- a region including defects in the vicinity of the first semiconductor layer resulting from a polishing step or the like can be removed by etching the back surface of the first semiconductor layer consisting of either an n-type nitride-based semiconductor layer or a nitride-based semiconductor substrate having a wurtzite structure as hereinabove described, whereby the number of defects can be reduced in the vicinity of the back-surface of the first semiconductor layer.
- an electron carrier concentration can be inhibited from reduction resulting from trap of electron carriers by defects, whereby the electron carrier concentration can be increased on the back surface of the first semiconductor layer. Consequently, contact resistance between the first semiconductor layer and the n-side electrode can be reduced.
- the back surface of the first semiconductor layer is so etched that flatness thereof can be improved as compared with that of a mechanically polished back surface.
- the n-side electrode formed the back surface of the first semiconductor layer can also be improved flatness, whereby adhesion between the n-side electrode and a radiator base can be improved when the former is mounted on the latter.
- the n-side electrode formed on the back surface of the first semiconductor layer can be so improved in flatness that wire bondability with respect to the n-side electrode can be improved when the n-side electrode is wire-bonded.
- a nitride-based semiconductor device comprises a first semiconductor layer consisting of either an n-type nitride-based semiconductor layer or a nitride-based semiconductor substrate having a wurtzite structure and an n-side electrode formed on the back surface of the first semiconductor layer, while contact resistance between the n-side electrode and the first semiconductor layer is not more than 0.05 ⁇ cm 2 .
- the contact resistance between the n-side electrode and the first semiconductor layer is set to not more than 0.05 ⁇ cm 2 , so that the nitride-based semiconductor device can attain excellent device characteristics by reducing the contact resistance between the n-side electrode and the first semiconductor layer.
- an electron carrier concentration is preferably at least 1 ⁇ 10 17 cm ⁇ 3 in the vicinity of the interface between the first semiconductor layer and the n-side electrode. According to this structure, the nitride-based semiconductor device can easily reduce the contact resistance between the n-side electrode and the first semiconductor layer.
- a dislocation density is preferably not more than 1 ⁇ 10 9 cm ⁇ 2 in the vicinity of the interface between the first semiconductor layer and the n-side electrode. According to this structure, the number of defects (dislocations) can be reduced in the vicinity of the interface between the first semiconductor layer and the n-side electrode, whereby the contact resistance can be reduced in the interface between the first semiconductor layer and the n-side electrode.
- the back surface of the first semiconductor layer preferably includes a nitrogen face of the first semiconductor layer.
- the first semiconductor layer may include the n-type nitride-based semiconductor layer or the nitride-based semiconductor substrate consisting of at least one material selected from a group consisting of GaN, BN, AlN, InN and TlN.
- the n-side electrode may include an Al film.
- the nitride-based semiconductor device is preferably a nitride based semiconductor light-emitting device. According to this structure contact resistance between the first semiconductor layer and the n-side electrode can be reduced in the nitride-based semiconductor light-emitting device, whereby the nitride-based semiconductor light-emitting device can attain excellent emissivity.
- FIGS. 1 to 3 are sectional views for illustrating a process of fabricating a nitride-based semiconductor laser device according to an embodiment of the present invention
- FIG. 4 is an enlarged sectional view in the step shown in FIG. 3 ;
- FIG. 5 is a perspective view for illustrating the process of fabricating a nitride-based semiconductor laser device according to the embodiment of the present invention
- FIG. 6 is a graph showing change of an etching rate in a case of varying the etching gas ratio in RIE.
- FIG. 7 is a sectional view showing a conventional nitride-based semiconductor laser device.
- FIGS. 1 to 5 A process of fabricating a nitride-based semiconductor laser device according to the embodiment is described with reference to FIGS. 1 to 5 .
- an oxygen-doped n-type GaN substrate 1 having a wurtzite structure is formed by a method disclosed in Japanese Patent Laying-Open No. 2000-44400, for example. More specifically, an oxygen-doped n-type GaN layer is formed on a GaAs substrate (not shown) by HVPE with a thickness of about 120 ⁇ m to about 400 ⁇ m. Thereafter the GaAs substrate is removed thereby obtaining the n-type GaN substrate 1 shown in FIG. 1 .
- the n-type GaN substrate 1 has a substrate carrier concentration of 5 ⁇ 10 18 cm ⁇ 3 according to Hall effect measurement.
- the impurity concentration of the n-type GaN substrate 1 according to SIMS (secondary ton mass spectroscopy) analysis is 1 ⁇ 10 19 cm ⁇ 3 .
- the n-type GaN substrate 1 is an example of the first semiconductor layers in the present invention.
- An n-type buffer layer 2 consisting of n-type GaN having a thickness of about 5 ⁇ m, an n-type cladding layer 3 consisting of n-type Al 0.08 Ga 0.92 N having a thickness of about 1 ⁇ m, an MQW active layer 4 consisting of InGaN, a p-type cladding layer 5 consisting of p-type Al 0.08 Ga 0.92 N having a thickness of about 0.28 ⁇ m and a p-type contact layer 6 consisting of p-type GaN having a thickness of about 70 nm are successively formed on the upper surface (Ga face), i.e., the (0001) plane of the n-type GaN substrate 1 by atmospheric pressure MOCVD under a pressure of about 1 atm (about 100 kPa).
- the MQW active layer 4 is formed by alternately stacking four barrier layers of GaN each having a thickness of about 20 nm and three well layers of In 0.15 Ga 0.85 N each having a thickness of about 3.5 nm.
- Ga(CH 3 ) 3 , In(CH 3 ) 3 , Al(CH 3 ) 3 and NH 3 are employed as material gases, and H 2 and N 2 are employed as carrier gases. According to this embodiment, the quantities of these material gases are varied for adjusting the compositions of the layers 2 to 6 .
- SiH 4 gas (Si) is employed as the n-type dopant for the n-type buffer layer 2 and the n-type cladding layer 3 .
- Cp 2 Mg gas (Mg) is employed as the p-type dopant for the p-type cladding layer 5 and the p-type contact layer 6 .
- a mechanical polisher 30 employed for this polishing step is formed by a glass plate 11 having a flat surface, a holder 12 supported to be vertically movable and rotatable along arrow R and a buff 13 , as shown in FIG. 3 .
- An abrasive (not shown) consisting of diamond, silicon oxide or alumina having particle roughness of about 0.2 ⁇ m to about 1 ⁇ m to arranged on the buff 13 .
- This abrasive can particularly excellently polish the back surface of the n-type GaN substrate 1 if the particle roughness thereof is in the range of about 0.2 ⁇ m to about 0.5 ⁇ m.
- the nitride-based semiconductor laser device structure 20 is mounted on the lower surface of the holder 12 at an interval-through wax 14 not to directly come into contact with the holder 12 , as shown in FIGS. 3 and 4 . Thus, the nitride-based semiconductor laser device structure 20 is prevented from breaking in mechanical polishing.
- a flat polishing plate made of metal may be used instead of the glass plate 11 .
- the mechanical polisher 30 shown in FIG. 3 is employed for polishing the back surface (nitrogen face) of the n-type GaN substrate 1 so that the thickness of the n-type GaN substrate 1 reaches about 120 ⁇ m to about 180 ⁇ m. More specifically, the back surface (see FIG. 4 ) of the n-type GaN substrate 1 of the nitride-based semiconductor laser device structure 20 mounted on the lower surface of the holder 12 is pressed against the upper surface of the buff 13 provided with the abrasive with a constant load. The holder 12 is rotated along arrow R while feeding water or oil to the buff 13 (see FIG. 3 ).
- the back surface of the n-type GaN substrate 1 is polished until the thickness of the n-type GaN substrate 1 reaches about 120 ⁇ m to about 180 ⁇ m.
- the n-type GaN substrate 1 is worked so that the thickness thereof is in the range of about 120 ⁇ m to about 180 ⁇ m, since a cleavage step described later can be excellently carried out when the thickness of the n-type GaN substrate 1 to within this range.
- the back surface (nitrogen face) of the n-type GaN substrate 1 is thereafter etched for about 20 minutes by reactive ion etching (RIE).
- RIE reactive ion etching
- This etching is carried out under conditions of a Cl 2 gas flow rate of 10 sccm, a BCl 3 gas flow rate of 5 sccm, an etching pressure of about 3.3 Pa and RF power of 200 W (0.63 W/cm 2 ) under the room temperature.
- RIE reactive ion etching
- the back surface of the n-type GaN substrate 1 can be worked into a flatter mirror surface as compared with that worked by only mechanical polishing.
- the mirror surface is defined as a surface state allowing excellent visual confirmation of a reflected image of the back surface of the n-type GaN substrate 1 .
- the defect (dislocation) density on the back surface of the n-type GaN substrate 1 was measured before and after etching by TEM (transmission electron microscope) analysis. Consequently, it has been proved that the defect density, which was at least 1 ⁇ 10 10 cm ⁇ 2 before etching, was reduced to below 1 ⁇ 10 6 cm ⁇ 2 after the etching.
- the electron carrier concentration in the vicinity of the back surface of the etched n-type GaN substrate 1 was measured with an electrochemical C-V profiler. Consequently, the electron carrier concentration In the vicinity of the back surface of the etched n-type GaN substrate 1 was at least 1.0 ⁇ 10 18 cm ⁇ 3 .
- the electron carrier concentration in the vicinity of the back surface can be set to a level substantially identical to the substrate carrier concentration (5 ⁇ 10 18 cm ⁇ 3 ) of the n-type GaN substrate 1 .
- FIG. 6 is a graph showing change of the etching rate upon variation of the etching gas ratio in RIE.
- the Cl 2 gas flow rate was fixed to 10 scam and the BCl 3 gas flow rate was varied for measuring the etching rate. Consequently, it has been proved that the etched surface is converted to a flat mirror surface when the ratio of the BCl 3 gas flow rate to the Cl 2 gas flow rate is in the range of at least 30% and not more than 70%, as shown in FIG. 6 .
- the ratio of the BCl 3 gas flow rate to the Cl 2 gas flow rate was less than 5% or in excess of 85%, the etched surface was damaged in flatness and clouded.
- the nitride-based semiconductor laser device structure 20 is dipped in an HCl solution (concentration: 10%) under the room temperature for 1 minute thereby performing hydrochloric acid treatment.
- HCl solution concentration: 10%
- an n-side electrode 8 consisting of an Al film having a thickness of 6 nm, an Si film having a thickness of 2 nm, an Ni film having a thickness of 10 nm and an Au film having a thickness of 300 nm successively from a side closer to the back surface of the n-type GaN substrate 1 is formed on the back surface (nitrogen face) of the n-type GaN substrate 1 of the nitride-based semiconductor laser device structure 20 by sputtering or vacuum deposition.
- the back surface (nitrogen face) of the n-type GaN substrate 1 is etched by RIE as hereinabove described, whereby the region, including defects resulting from the polishing step, in the vicinity of the back surface of the n-type GaN substrate 1 can be removed.
- the electron carrier concentration can be inhibited from reduction resulting from trap of electron carriers by defects.
- the back surface of the n-type GaN substrate 1 is easily oxidized and hence the oxidized part can be removed by etching. Consequently, the contact resistance between the n-type GaN substrate 1 and the n-side electrode 8 can be reduced.
- the back surface of the n-type GaN substrate 1 is etched by RIB as hereinabove described, whereby the back surface of the n-type GaN substrate 1 can be further improved in flatness as compared with a mechanically polished back surface.
- the n-side electrode 8 formed on the back surface of the n-type GaN substrate 1 can be also improved in flatness.
- samples 1 to 7 consisting of n-type GaN substrates having a wurtzite structure, for thereafter measuring electron carrier concentrations in the vicinity of the back surfaces of the n-type GaN substrates with an electrochemical V-C measured concentration profiler.
- n-side electrodes were formed on the back surfaces of the n-type GaN substrates of the samples 1 to 7 for measuring contact resistance values between the n-type GaN substrates and the n-side electrodes by the TLM method.
- the n-side electrodes of the samples 1 to 7 were formed by Al films, Si films, Ni films and Au films, similarly to the n-side electrode 8 according to the aforementioned embodiment. Substrate polishing, etching by RIE and hydrochloric acid treatment were performed under conditions similar to those employed in the aforementioned embodiment.
- the sample 6 was prepared through the fabrication process according to the aforementioned embodiment.
- inventive samples 3 to 7 prepared by etching the back surfaces of the n-type GaN substrates by RIE, contact resistance values were remarkably reduced as compared with the sample 1 prepared by a method similar to the prior art. More specifically, the sample 1 exhibited contact resistance of 20 ⁇ cm 2 , while the inventive samples 3 to 7 exhibited contact resistance of not more than 0.05 ⁇ cm 2 , conceivably for the following reason: In the inventive samples 3 to 7, regions including defects resulting from mechanical polishing in the vicinity of the back surfaces of the n-type GaN substrates were conceivably removed by RIE. Therefore, the electron carrier concentrations were inhibited from reduction resulting from defects in the vicinity of the back surfaces of the n-type GaN substrates in the inventive samples 3 to 7.
- inventive samples 3 to 7 exhibited higher electron carrier concentrations in the vicinity of the back surfaces of the n-type GaN substrates as compared with the sample 1 corresponding to the prior art. More specifically, the sample 1 corresponding to the prior art exhibited an electron carrier concentration of 2.0 ⁇ 10 16 cm ⁇ 3 , while the inventive samples 3 to 7 exhibited electron carrier concentrations of at least 1.0 ⁇ 10 17 cm 3 .
- the sample 3 When defect (dislocation) densities of the back surfaces of the n-type GaN substrates were measured by TEM analysis in these samples the sample 3 exhibited a defect density of 1 ⁇ 10 9 cm ⁇ 2 . In the sample 4, on the other hand, no defects were observed in the field of view and the defect density was not more than 1 ⁇ 10 6 cm ⁇ 2 . Thus, it is preferable to remove the back surface of the n-type GaN substrate by a thickness of at least about 1.0 ⁇ m by RIE.
- the samples 6 and 7 prepared by etching the back surfaces of the n-type GaN substrates by RIE with Cl 2 gas and BCl 3 gas and thereafter performing hydrochloric acid treatment and the sample 7 further heat-treated in a nitrogen atmosphere of 500° C. for 10 minutes, it was possible to obtain lower contact resistance values as compared with the sample 5 subjected to neither hydrochloric acid treatment nor heat treatment. Comparing the samples 6 and 7 with each other, it has been proved that the contact resistance between the n-type GaN substrate and the n-side electrode can be further reduced and the electron carrier concentration in the vicinity of the back surface of the n-type GaN substrate can be further improved by heat treatment.
- the contact resistance can be reduced also with the oxygen dose (substrate carrier concentration: 5 ⁇ 10 18 cm ⁇ 3 ) for the n-type GaN substrate 1 according to the aforementioned embodiment.
- n-type nitride-based semiconductor substrate or a nitride-based semiconductor layer having a wurtzite structure may alternatively be employed.
- a nitride-based semiconductor substrate or a nitride-based semiconductor layer consisting of BN (boron nitride), AlN (aluminum nitride), InN (indium nitride) or TlN (thallium nitride) is conceivable.
- the nitride-based semiconductor substrate or the nitride-based semiconductor layer may consist of ternary or quaternary nitride-based semiconductor thereof.
- the present invention is not restricted to this but other dry etching may alternatively be employed.
- reactive ion beam etching, radical etching, or plasma etching may be employed.
- the present invention is not restricted to this but other etching gases may alternatively be employed.
- a gas mixture of Cl 2 and SiCl 4 , a gas mixture of Cl 2 and CF 4 or Cl 2 gas may be employed.
- the nitride-based semiconductor laser device structure 20 is dipped in the HCl solution (hydrochloric acid treatment) after the etching by RIE thereby removing the chlorine-based residues adhering to the back surface of the n-type GaN substrate 1 in the aforementioned embodiment
- the present invention is not restricted to this but the nitride-based semiconductor layer device structure 20 may alternatively be dipped in another solution containing at least one of chlorine, fluorine, bromine, iodine, sulfur and ammonia.
- the present invention is not restricted to this but the back surface (nitrogen face) of the n-type GaN substrate 1 may alternatively be previously mechanically polished to a prescribed thickness for thereafter forming the layers 2 to 6 on the upper surface (Ga face) of the n-type GaN substrate 1 . Further alternatively, the nitrogen face of the n-type GaN substrate 1 may not be mechanically polished.
- n-type dopant and the p-type dopant for the layers 2 to 6 are prepared from Si and Mg respectively in the aforementioned embodiment, the present invention is not restricted to this but another n- or p-type dopant may alternatively be employed.
- Se, Ge or the like may be employed as the n-type dopant.
- Be or Zn may be employed as the p-type dopant.
- the present invention is not restricted to this but the layers 2 to 6 may alternatively be formed by another growth method.
- the layers 2 to 6 may be formed by low-pressure MOCVD.
- n-type buffer layer 2 is formed on the n-type GaN substrate 1 in the aforementioned embodiment, the present invention is not restricted to this but no n-type buffer layer 2 may be formed. In this case, the fabrication process can be simplified although the layers 3 to 6 are slightly reduced in crystallinity.
- the n-side electrode 8 is formed by the Al, Si, Ni and Au films in the aforementioned embodiment, the present invention is not restricted to this but the n-side electrode 8 may alternatively be formed by another electrode structure such as that consisting of a Ti film having a thickness of 10 nm and an Al film having a thickness of 500 nm, an Al film having a thickness of 6 nm, an Ni film having a thickness of 10 nm and an Au film having a thickness of 300 nm or an AlSi film having a thickness of 10 nm, a Zn film having a thickness of 300 nm and an Au film having a thickness of 100 nm, for example.
- a ridge structure is employed as a current narrowing structure or a transverse light confinement structure in the aforementioned embodiment, the present invention is not restricted to this but a current may alternatively be narrowed by an embedded structure employing a high-resistance blocking layer or an n-type blocking layer. Further alternatively, a light absorption layer may be formed by ton implantation or the like as a current narrowing layer or a transverse light confinement structure.
- the present invention is applied to a nitride-based semiconductor laser device in the aforementioned embodiment, the present invention is not restricted to this but may be applied to a semiconductor device employing an n-type nitride-based semiconductor layer or a nitride-based semiconductor substrate having a wurtzite structure.
- the present invention may be applied to a MESFET (metal semiconductor field-effect transistor), a HEMT (high electron mobility transistor), a light-emitting diode (LED) device or a VCSEL (vertical cavity surface emitting laser) device requiring surface flatness, for example.
- MESFET metal semiconductor field-effect transistor
- HEMT high electron mobility transistor
- LED light-emitting diode
- VCSEL vertical cavity surface emitting laser
- the present invention is not restricted to this but the p- and n-side electrodes 7 and 8 may alternatively have other thicknesses.
- the electrodes 7 and 8 may be reduced in thickness to have translucency, for employing the semiconductor laser device as a VCSEL device or an LED device.
- the contact resistance of the n-side electrode 8 can be sufficiently reduced according to the present invention also when the n-side electrode 8 is formed with a small thickness to have translucency.
- the present invention is not restricted to this but the back surface (nitrogen face) of the n-type GaN substrate 1 may alternatively be wet-etched.
- aqua regia, KOH or K 2 S 2 O 8 is employed as the wet etchant.
- the nitrogen face forming the back surface of the n-type GaN substrate 1 may be wet-etched under the room temperature with KOH of 0.1 mol in concentration. When the temperature is increased to about 120° C. in this case, the etching rate can be increased to about 10 times as compared with that under the room temperature.
- the present invention is not restricted to this but the back surface of the n-type GaN substrate 1 may alternatively be wet-etched when the back surface consists of a Ga face.
- aqua regia, KOH or K 2 S 2 O 8 is employed as the wet etchant.
- the Ga face forming the back surface of the n-type GaN substrate 1 may be wet-etched in KOH of 0.1 mol in concentration with a mercury lamp of 365 nm under the room temperature. When the temperature is increased to about 120° C. in this case, the etching rate can be increased to about 10 times as compared with that under the room temperature.
- n-type GaN Just substrate 1 having the back surface entirely formed by a nitrogen face is employed in the aforementioned embodiment, the present invention is not restricted to this but an n-type GaN misoriented substrate having a back surface partially including a Ga face may alternatively be employed. Such back surface of the n-type GaN misoriented substrate is also included in the nitrogen face according to the present invention.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- General Physics & Mathematics (AREA)
- Optics & Photonics (AREA)
- Chemical & Material Sciences (AREA)
- Electromagnetism (AREA)
- Nanotechnology (AREA)
- Life Sciences & Earth Sciences (AREA)
- Ceramic Engineering (AREA)
- Biophysics (AREA)
- Crystallography & Structural Chemistry (AREA)
- Semiconductor Lasers (AREA)
- Led Devices (AREA)
- Drying Of Semiconductors (AREA)
- Weting (AREA)
- Crystals, And After-Treatments Of Crystals (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
A method of fabricating a nitride-based semiconductor device capable of reducing contact resistance between a nitrogen face of a nitride-based semiconductor substrate or the like and an electrode is provided. This method of fabricating a nitride-based semiconductor device comprises steps of etching the back surface of a first semiconductor layer consisting of either an n-type nitride-based semiconductor layer or a nitride-based semiconductor substrate having a wurtzite structure and thereafter forming an n-side electrode on the etched back surface of the first semiconductor layer.
Description
- 1. Field of the Invention
- The present invention relates to a nitride-based semiconductor device and a method of fabricating the same, and more particularly, it relates to a nitride-based semiconductor device having an electrode and a method of fabricating the same.
- 2. Description of the Background Art
- A nitride-based semiconductor laser device has recently been expected as a light source for an advanced large capacity optical disk, and actively developed.
- In general, an insulating sapphire substrate is employed for forming a nitride-based semiconductor laser device. When a nitride-based semiconductor layer is formed on the sapphire substrate, however, a large number of defects (dislocations) are disadvantageously formed in the nitride-based semiconductor layer due to large difference between the lattice constants of the sapphire substrate and the nitride-based semiconductor layer. Consequently, the characteristics of the nitride-based semiconductor laser device are disadvantageously reduced.
- In this regard, a nitride-based semiconductor laser device employing a nitride-based semiconductor substrate such as a GaN substrate having small difference in lattice constant with respect to a nitride-based semiconductor layer is proposed in general.
-
FIG. 7 is a sectional view showing a conventional nitride-based semiconductor laser device employing an n-type GaN substrate 101. Referring toFIG. 7 , nitride-based semiconductor layers (102 to 110) are grown on a Ga face ((HKLM) plane: M denotes a positive integer) to be improved in crystallinity in a process of fabricating the conventional nitride-based semiconductor laser device. A nitrogen face ((HKL-M) plane: M denotes a positive integer) of the n-type GaN substrate 101 having a wurtzite structure is employed as the back surface, so that an n-side electrode 112 is formed on this back surface of the n-type GaN substrate 101. The fabrication process for the conventional nitride-based semiconductor laser device is now described in detail. - As shown in
FIG. 7 , an n-type layer 102 consisting of n-type GaN having a thickness of about 3 μm, an n-type buffer layer 103 consisting of n-type In0.05Ga0.95N having a thickness of about 100 nm, an n-type cladding layer 104 consisting of n-type Al0.05Ga0.95N having a thickness of about 400 nm, an n-typelight guide layer 105 consisting of n-type GaN having a thickness of about 70 nm an MQW (multiple quantum well)active layer 106 having an MQW structure, a p-type layer 107 consisting of p-type Al0.2Ga0.8N having a thickness of about 200 nm, a p-typelight guide layer 108 consisting of p-type GaN having a thickness of about 70 nm, a p-type cladding layer 109 consisting of p-type Al0.05Ga0.95N having a thickness of about 400 nm and a p-type contact layer 110 consisting of p-type GaN having a thickness of about 100 nm are successively formed on the upper surface (Ga face) of the n-type GaN substrate 101 having a thickness of about 300 μm to about 500 μm. - Then, a p-
side electrode 111 is formed on a prescribed region of the upper surface of the p-type contact layer 110. The back surface of the n-type GaN substrate 101 is polished until the thickness of the n-type GaN substrate 101 reaches a prescribed level of about 100 μm, and an n-side electrode 112 to thereafter formed on the back surface (nitrogen face) of the n-type GaN substrate 101. Finally, the n-type GaN substrate 101 and thelayers 102 to 110 are cleft thereby performing element isolation and forming a cavity facet. Thus, the conventional nitride-based semiconductor laser device shown inFIG. 7 is completed. - In the conventional nitride-based semiconductor laser device shown in
FIG. 7 , however the n-type GaN substrate 101 is so hard that it is difficult to excellently perform device isolation and form the cavity facet by cleavage. In order to cope with such inconvenience, a method of mechanically polishing the back surface of the n-type GaN substrate 101 before the cleavage step for reducing irregularity on the back surface thereby excellently performing element isolation and forming the cavity facet Is proposed. This method is disclosed in Japanese Patent Laying-Open No. 2002-26438, for example. - In the aforementioned conventional method disclosed in Japanese Patent Laying-Open No. 2002-26438, however, stress is applied in the vicinity of the back surface of the n-
type GaN substrate 101 when the back surface of the n-type GaN substrate 101 is mechanically polished. Therefore, microscopic defects such as cracks are disadvantageously formed in the vicinity of the back surface of the n-type GaN substrate 101. Consequently, contact resistance between the n-type GaN substrate 101 and the n-side electrode 112 formed on the back surface (nitrogen face) thereof is disadvantageously increased. - Further, the nitrogen face of the n-
type GaN substrate 101 is so easily oxidized that the contact resistance between the n-type GaN substrate 101 and the n-side electrode 112 formed on the back surface (nitrogen face) thereof is disadvantageously increased also by this. - An object of the present invention is to provide a method of fabricating a nitride-based semiconductor device capable of reducing contact resistance between the back surface of a nitride-based semiconductor substrate or the like and an electrode.
- Another object of the present invention is to reduce the number of defects in the vicinity of the back surface of the nitride-based semiconductor substrate or the like in the aforementioned method of fabricating a nitride-based semiconductor device.
- Still another object of the present invention is to provide a nitride-based semiconductor device capable of reducing contact resistance between the back surface of a nitride-based semiconductor substrate or the like and an electrode.
- In order to attain the aforementioned objects, a method of fabricating a nitride-based semiconductor device according to a first aspect of the present invention comprises steps of etching the back surface of a first semiconductor layer consisting of either an n-type nitride-based semiconductor layer or a nitride-based semiconductor substrate having a wurtzite structure and thereafter forming an n-side electrode on the etched back surface of the first semiconductor layer.
- In the method of fabricating a nitride-based semiconductor device according to the first aspect, the back surface of the first semiconductor layer consisting of either an n-type nitride-based semiconductor layer or a nitride-based semiconductor substrate having a wurtzite structure is etched as hereinabove described, whereby a region including defects in the vicinity of the back surface of the first semiconductor layer resulting from a polishing step or the like can be removed for reducing the number of defects in the vicinity of the back surface of the first semiconductor layer. Thus, an electron carrier concentration can be inhibited from reduction resulting from trap of electron carriers by defects, so that the electron carrier concentration can be increased on the back surface of the first semiconductor layer. Consequently, contact resistance between the first semiconductor layer and the n-side electrode can be reduced. Further, the back surface of the first semiconductor layer is so etched that flatness thereof can be improved as compared with that of a mechanically polished back surface. Thus, the n-side electrode formed on the back surface of the first semiconductor layer can also be improved in flatness, whereby adhesion between the n-side electrode and a radiator base can be improved when the former is mounted on the latter. Consequently, excellent reliability can be attained. Further, the n-side electrode formed on the back surface of the first semiconductor layer can be so improved in flatness that wire bondability with respect to the n-side electrode can be improved when the n-side electrode is wire-bonded.
- In the aforementioned method of fabricating a nitride-based semiconductor device according to the first aspect, the back surface of the first semiconductor layer preferably includes a nitrogen face of the first semiconductor layer. The term “nitrogen face” denotes a wide concept indicating not only a complete nitrogen face but also a surface mainly formed by a nitrogen face. More specifically, the term nitrogen face includes a surface having a nitrogen face of at least 50% in the present invention. When formed by a nitrogen face, the back surface of the first semiconductor layer is so easily oxidized that the oxidized portion of the back surface can be removed by etching. Thus, contact resistance between the first semiconductor layer and the n-side electrode can be further reduced.
- In the aforementioned method of fabricating a nitride-based semiconductor device according to the first aspect, the etching step preferably includes a step of etching the back surface of the first semiconductor layer by dry etching. According to this structure the back surface of the first semiconductor layer can be easily improved in flatness and the number of defects can be reduced in the vicinity of the back surface due to the dry etching.
- In the aforementioned method of fabricating a nitride-based semiconductor device including the step of etching the back surface of the first semiconductor layer by dry etching, the step of etching the back surface of the first semiconductor layer by dry etching preferably includes a step of etching the back surface of the first semiconductor layer by reactive ion etching with Cl2 gas and BCl3 gas. According to this structure, the back surface of the first semiconductor layer can be easily improved in flatness and the number of defects can be easily reduced in the vicinity of the back surface. In this case, the ratio of the flow rate of BCl3 gas to the flow rate of Cl2 gas in the step of etching the back surface of the first semiconductor layer by the reactive ion etching is preferably at least 30% and not more than 70%. It has been experimentally confirmed that the back surface of the first semiconductor layer can be improved in flatness in this range of the ratio of the flow rate of BCl3 gas to that of Cl2 gas, and hence the back surface of the first semiconductor layer can be reliably improved in flatness by setting the ratio within this range.
- In the aforementioned method of fabricating a nitride-based semiconductor device including the step of etching the back surface of the first semiconductor layer by dry etching, the etching depth and the etching time in the step of etching the back surface of the first semiconductor layer by dry etching are preferably proportional to each other. According to this structure, the etching depth can be accurately controlled by adjusting the etching time.
- In the aforementioned method of fabricating a nitride-based semiconductor device according to the first aspect, the etching step preferably includes a step of etching the back surface of the first semiconductor layer thereby converting the back surface of the first semiconductor layer to a mirror surface. According to this structure, the back surface of the first semiconductor layer can be further improved in flatness.
- The aforementioned method of fabricating a nitride-based semiconductor device according to the first aspect preferably further comprises a step of performing heat treatment after the step of forming the n-side electrode. According to this structure, contact resistance between the first semiconductor layer and the n-side electrode can be further reduced.
- In the aforementioned method of fabricating nitride-based semiconductor device according to the first aspect, the etching step preferably includes a step of etching the back surface of the first semiconductor layer by a thickness of at least about 1 μm. According to this structure, a region including defects in the vicinity of the back surface of the first semiconductor layer resulting from a polishing step or the like can be so sufficiently removed that the number of defects can be further reduced in the vicinity of the back surface of the first semiconductor layer.
- In the aforementioned method of fabricating a nitride-based semiconductor device according to the first aspect, the first semiconductor layer may include the n-type nitride-based semiconductor layer or the nitride-based semiconductor substrate consisting of at least one material selected from a group consisting of GaN, BN, AlN, InN and TlN. Further, the n-side electrode may include an Al film.
- In the aforementioned method of fabricating a nitride-based semiconductor device according to the first aspect, the nitride-based semiconductor device is preferably a nitride-based semiconductor light-emitting device. According to this structure, contact resistance between the first semiconductor layer and the n-side electrode can be reduced in the nitride based semiconductor light-emitting device, whereby the nitride-based semiconductor light-emitting device can attain excellent emissivity.
- The aforementioned method of fabricating a nitride-based semiconductor device according to the first aspect preferably further comprises a step of dipping a nitrogen face of the etched first semiconductor layer in a solution containing at least one of chlorine, fluorine, bromine, iodine, sulfur and ammonium in advance of the step of forming the n-side electrode. According to this structure, residues resulting from etching can be easily removed from the back surface of the first semiconductor layer. Thus, contact resistance between the first semiconductor layer and the n-side electrode can be further reduced. In this case, the method of fabricating a nitride-based semiconductor device further comprises a step of performing hydrochloric acid treatment on the back surface of the first semiconductor layer with an HCl solution in advance of the step of forming the n-side electrode. According to this structure, chlorine-based residues adhering to the back surface of the first semiconductor layer due to the etching can be easily removed.
- The aforementioned method of fabricating a nitride-based semiconductor device according to the first aspect preferably further comprises a step of polishing the back surface of the first semiconductor layer in advance of the etching step. Also, when polishing the back surface of the first semiconductor layer, the back surface of the first semiconductor layer can be improved in flatness and the number of defects resulting from polishing can be reduced in the vicinity of the back surface through the etching step following the polishing step.
- In the aforementioned method of fabricating a nitride-based semiconductor device according to the first aspect, the etching step preferably includes a step of etching the back surface of the first semiconductor layer by wet etching. According to this structure, the back surface of the first semiconductor layer can be easily improved in flatness and the number of defects can be easily reduced in the vicinity of the back surface due to the wet etching. In this case, the step of etching the back surface of the first semiconductor layer by wet etching preferably includes a step of etching the back surface of the first semiconductor layer with at least one etchant selected from a group consisting of aqua regia, KOH and K2S2O8. Further, the step of etching the back surface of the first semiconductor layer by wet etching preferably includes a step of etching the back surface of the first semiconductor layer while increasing the temperature to about 120° C. According to this structure, the etching rate can be increased to about 10 times that in wet etching carried out under the room temperature.
- A method of fabricating a nitride-based semiconductor device according to a second aspect of the present invention comprises steps of etching a nitrogen face of a first semiconductor layer consisting of either an n-type nitride-based semiconductor layer or a nitride-based semiconductor substrate having a wurtzite structure by dry etching and thereafter forming an n-side electrode on the etched nitrogen face of the first semiconductor layer.
- In the method of fabricating a nitride-based semiconductor device according to the second aspect, the nitrogen face of the first semiconductor layer consisting of either an n-type nitride-based semiconductor layer or a nitride-based semiconductor substrate having a wurtzite structure is etched by dry etching as hereinabove described, whereby a region including defects in the vicinity of the first semiconductor layer resulting from a polishing step or the like can be so reduced that the number of defects can be reduced in the vicinity of the nitrogen face of the first semiconductor layer. Thus, reduction of an electron carrier concentration resulting from trap of electron carriers by defects can be suppressed, whereby the electron carrier concentration can be increased in the nitrogen face of the first semiconductor layer. Consequently, contact resistance between the first semiconductor layer and the n-side electrode can be reduced. Further, the nitrogen face of the first semiconductor layer is so etched by dry etching that flatness thereof can be improved as compared with that of a mechanically polished nitrogen face. Thus, the n-side electrode formed on the nitrogen face of the first semiconductor layer can also be improved in flatness, whereby adhesion between the n-side electrode and a radiator base can be improved when the former is mounted on the latter. Consequently, high radiability can be attained. Further, the n-side electrode formed on the nitrogen face of the first semiconductor layer can be so improved in flatness that wire bondability with respect to the n-side electrode can be improved when the n-side electrode is wire-bonded.
- A nitride-based semiconductor device according to a third aspect of the present invention is formed through steps of etching the back surface of a first semiconductor layer consisting of either an n-type nitride-based semiconductor layer or a nitride-based semiconductor substrate having a wurtzite structure and thereafter forming an n-side electrode on the etched back surface of the first semiconductor layer.
- In the nitride-based semiconductor device according to the third aspect, a region including defects in the vicinity of the first semiconductor layer resulting from a polishing step or the like can be removed by etching the back surface of the first semiconductor layer consisting of either an n-type nitride-based semiconductor layer or a nitride-based semiconductor substrate having a wurtzite structure as hereinabove described, whereby the number of defects can be reduced in the vicinity of the back-surface of the first semiconductor layer. Thus, an electron carrier concentration can be inhibited from reduction resulting from trap of electron carriers by defects, whereby the electron carrier concentration can be increased on the back surface of the first semiconductor layer. Consequently, contact resistance between the first semiconductor layer and the n-side electrode can be reduced. Further, the back surface of the first semiconductor layer is so etched that flatness thereof can be improved as compared with that of a mechanically polished back surface. Thus, the n-side electrode formed the back surface of the first semiconductor layer can also be improved flatness, whereby adhesion between the n-side electrode and a radiator base can be improved when the former is mounted on the latter. Further, the n-side electrode formed on the back surface of the first semiconductor layer can be so improved in flatness that wire bondability with respect to the n-side electrode can be improved when the n-side electrode is wire-bonded.
- A nitride-based semiconductor device according to a fourth aspect of the present invention comprises a first semiconductor layer consisting of either an n-type nitride-based semiconductor layer or a nitride-based semiconductor substrate having a wurtzite structure and an n-side electrode formed on the back surface of the first semiconductor layer, while contact resistance between the n-side electrode and the first semiconductor layer is not more than 0.05 Ωcm2.
- In the nitride-based semiconductor device according to the fourth aspect, the contact resistance between the n-side electrode and the first semiconductor layer is set to not more than 0.05 Ωcm2, so that the nitride-based semiconductor device can attain excellent device characteristics by reducing the contact resistance between the n-side electrode and the first semiconductor layer.
- In the aforementioned nitride-based semiconductor device according to the fourth aspect, an electron carrier concentration is preferably at least 1×1017 cm−3 in the vicinity of the interface between the first semiconductor layer and the n-side electrode. According to this structure, the nitride-based semiconductor device can easily reduce the contact resistance between the n-side electrode and the first semiconductor layer.
- In the aforementioned nitride-based semiconductor device according to the fourth aspect, a dislocation density is preferably not more than 1×109 cm−2 in the vicinity of the interface between the first semiconductor layer and the n-side electrode. According to this structure, the number of defects (dislocations) can be reduced in the vicinity of the interface between the first semiconductor layer and the n-side electrode, whereby the contact resistance can be reduced in the interface between the first semiconductor layer and the n-side electrode.
- In the-aforementioned nitride-based semiconductor device according to the fourth aspect, the back surface of the first semiconductor layer preferably includes a nitrogen face of the first semiconductor layer.
- In the aforementioned nitride-based semiconductor device according to the fourth aspect, the first semiconductor layer may include the n-type nitride-based semiconductor layer or the nitride-based semiconductor substrate consisting of at least one material selected from a group consisting of GaN, BN, AlN, InN and TlN. Further, the n-side electrode may include an Al film.
- In the aforementioned nitride-based semiconductor device according to the fourth aspect, the nitride-based semiconductor device is preferably a nitride based semiconductor light-emitting device. According to this structure contact resistance between the first semiconductor layer and the n-side electrode can be reduced in the nitride-based semiconductor light-emitting device, whereby the nitride-based semiconductor light-emitting device can attain excellent emissivity.
- The foregoing and other objects, features, aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings.
- FIGS. 1 to 3 are sectional views for illustrating a process of fabricating a nitride-based semiconductor laser device according to an embodiment of the present invention;
-
FIG. 4 is an enlarged sectional view in the step shown inFIG. 3 ; -
FIG. 5 is a perspective view for illustrating the process of fabricating a nitride-based semiconductor laser device according to the embodiment of the present invention; -
FIG. 6 is a graph showing change of an etching rate in a case of varying the etching gas ratio in RIE; and -
FIG. 7 is a sectional view showing a conventional nitride-based semiconductor laser device. - An embodiment of the present invention is now described with reference to the drawings.
- A process of fabricating a nitride-based semiconductor laser device according to the embodiment is described with reference to FIGS. 1 to 5. According to this embodiment an oxygen-doped n-
type GaN substrate 1 having a wurtzite structure is formed by a method disclosed in Japanese Patent Laying-Open No. 2000-44400, for example. More specifically, an oxygen-doped n-type GaN layer is formed on a GaAs substrate (not shown) by HVPE with a thickness of about 120 μm to about 400 μm. Thereafter the GaAs substrate is removed thereby obtaining the n-type GaN substrate 1 shown inFIG. 1 . The n-type GaN substrate 1 has a substrate carrier concentration of 5×1018 cm−3 according to Hall effect measurement. The impurity concentration of the n-type GaN substrate 1 according to SIMS (secondary ton mass spectroscopy) analysis is 1×1019 cm−3. The n-type GaN substrate 1 is an example of the first semiconductor layers in the present invention. - An n-
type buffer layer 2 consisting of n-type GaN having a thickness of about 5 μm, an n-type cladding layer 3 consisting of n-type Al0.08Ga0.92N having a thickness of about 1 μm, an MQWactive layer 4 consisting of InGaN, a p-type cladding layer 5 consisting of p-type Al0.08Ga0.92N having a thickness of about 0.28 μm and a p-type contact layer 6 consisting of p-type GaN having a thickness of about 70 nm are successively formed on the upper surface (Ga face), i.e., the (0001) plane of the n-type GaN substrate 1 by atmospheric pressure MOCVD under a pressure of about 1 atm (about 100 kPa). - The MQW
active layer 4 is formed by alternately stacking four barrier layers of GaN each having a thickness of about 20 nm and three well layers of In0.15Ga0.85N each having a thickness of about 3.5 nm. Ga(CH3)3, In(CH3)3, Al(CH3)3 and NH3 are employed as material gases, and H2 and N2 are employed as carrier gases. According to this embodiment, the quantities of these material gases are varied for adjusting the compositions of thelayers 2 to 6. SiH4 gas (Si) is employed as the n-type dopant for the n-type buffer layer 2 and the n-type cladding layer 3. Cp2Mg gas (Mg) is employed as the p-type dopant for the p-type cladding layer 5 and the p-type contact layer 6. - Then, the p-
type contact layer 6 and the p-type cladding layer 5 are partially etched through photolithography and etching, thereby forming projecting portions (ridge portions) of about 2 μm in thickness consisting of projecting portions of the p-type cladding layer 5 and p-type contact layers 6, as shown inFIG. 2 . Then, p-side electrodes 7 consisting of Pt films having a thickness of about 1 nm, Pd films having a thickness of about 10 nm and Ni films having a thickness of about 300 nm in ascending order are formed on the upper surfaces of the p-type contact layers 6. Thus, a nitride-based semiconductorlaser device structure 20 to formed to include a region formed with a plurality of elements as shown inFIG. 2 . - Thereafter the back surface (nitrogen face) of the n-
type GaN substrate 1 is mechanically polished as shown inFIGS. 3 and 4 . Amechanical polisher 30 employed for this polishing step is formed by a glass plate 11 having a flat surface, aholder 12 supported to be vertically movable and rotatable along arrow R and abuff 13, as shown inFIG. 3 . An abrasive (not shown) consisting of diamond, silicon oxide or alumina having particle roughness of about 0.2 μm to about 1 μm to arranged on thebuff 13. This abrasive can particularly excellently polish the back surface of the n-type GaN substrate 1 if the particle roughness thereof is in the range of about 0.2 μm to about 0.5 μm. The nitride-based semiconductorlaser device structure 20 is mounted on the lower surface of theholder 12 at an interval-throughwax 14 not to directly come into contact with theholder 12, as shown inFIGS. 3 and 4 . Thus, the nitride-based semiconductorlaser device structure 20 is prevented from breaking in mechanical polishing. A flat polishing plate made of metal may be used instead of the glass plate 11. - The
mechanical polisher 30 shown inFIG. 3 is employed for polishing the back surface (nitrogen face) of the n-type GaN substrate 1 so that the thickness of the n-type GaN substrate 1 reaches about 120 μm to about 180 μm. More specifically, the back surface (seeFIG. 4 ) of the n-type GaN substrate 1 of the nitride-based semiconductorlaser device structure 20 mounted on the lower surface of theholder 12 is pressed against the upper surface of the buff 13 provided with the abrasive with a constant load. Theholder 12 is rotated along arrow R while feeding water or oil to the buff 13 (seeFIG. 3 ). Thus, the back surface of the n-type GaN substrate 1 is polished until the thickness of the n-type GaN substrate 1 reaches about 120 μm to about 180 μm. The n-type GaN substrate 1 is worked so that the thickness thereof is in the range of about 120 μm to about 180 μm, since a cleavage step described later can be excellently carried out when the thickness of the n-type GaN substrate 1 to within this range. - According to this embodiment, the back surface (nitrogen face) of the n-
type GaN substrate 1 is thereafter etched for about 20 minutes by reactive ion etching (RIE). This etching is carried out under conditions of a Cl2 gas flow rate of 10 sccm, a BCl3 gas flow rate of 5 sccm, an etching pressure of about 3.3 Pa and RF power of 200 W (0.63 W/cm2) under the room temperature. Thus, the back surface (nitrogen face) of the n-type GaN substrate 1 is removed by a thickness of about 1 μm. Consequently, a region, including defects resulting from the aforementioned mechanical polishing, in the vicinity of the back surface of the n-type GaN substrate 1 can be removed. Further, the back surface of the n-type GaN substrate 1 can be worked into a flatter mirror surface as compared with that worked by only mechanical polishing. The mirror surface is defined as a surface state allowing excellent visual confirmation of a reflected image of the back surface of the n-type GaN substrate 1. - In order to confirm the effect of the aforementioned etching, the defect (dislocation) density on the back surface of the n-
type GaN substrate 1 was measured before and after etching by TEM (transmission electron microscope) analysis. Consequently, it has been proved that the defect density, which was at least 1×1010 cm−2 before etching, was reduced to below 1×106 cm−2 after the etching. Further, the electron carrier concentration in the vicinity of the back surface of the etched n-type GaN substrate 1 was measured with an electrochemical C-V profiler. Consequently, the electron carrier concentration In the vicinity of the back surface of the etched n-type GaN substrate 1 was at least 1.0×1018 cm−3. Thus, it has been recognized that the electron carrier concentration in the vicinity of the back surface can be set to a level substantially identical to the substrate carrier concentration (5×1018 cm−3) of the n-type GaN substrate 1. - Under the aforementioned etching conditions, the etching time and the etching depth are proportional to each other. Therefore, the etching depth can be accurately controlled by adjusting the etching time. The etching rate and the surface state vary with the composition of etching gases.
FIG. 6 is a graph showing change of the etching rate upon variation of the etching gas ratio in RIE. In this case, the Cl2 gas flow rate was fixed to 10 scam and the BCl3 gas flow rate was varied for measuring the etching rate. Consequently, it has been proved that the etched surface is converted to a flat mirror surface when the ratio of the BCl3 gas flow rate to the Cl2 gas flow rate is in the range of at least 30% and not more than 70%, as shown inFIG. 6 . When the ratio of the BCl3 gas flow rate to the Cl2 gas flow rate was less than 5% or in excess of 85%, the etched surface was damaged in flatness and clouded. - After the aforementioned etching step, the nitride-based semiconductor
laser device structure 20 is dipped in an HCl solution (concentration: 10%) under the room temperature for 1 minute thereby performing hydrochloric acid treatment. Thus, chlorine-based residues adhering to the back surface of the n-type GaN substrate 1 in the RIB step are removed. - Thereafter an n-
side electrode 8 consisting of an Al film having a thickness of 6 nm, an Si film having a thickness of 2 nm, an Ni film having a thickness of 10 nm and an Au film having a thickness of 300 nm successively from a side closer to the back surface of the n-type GaN substrate 1 is formed on the back surface (nitrogen face) of the n-type GaN substrate 1 of the nitride-based semiconductorlaser device structure 20 by sputtering or vacuum deposition. - Finally, elements are isolated and a cavity facet is formed by cleavage, thereby completing the nitride-based semiconductor laser device according to this embodiment as shown in
FIG. 5 . - In the process of fabricating a nitride-based semiconductor laser device according to this embodiment, the back surface (nitrogen face) of the n-
type GaN substrate 1 is etched by RIE as hereinabove described, whereby the region, including defects resulting from the polishing step, in the vicinity of the back surface of the n-type GaN substrate 1 can be removed. Thus, the electron carrier concentration can be inhibited from reduction resulting from trap of electron carriers by defects. When formed by a nitrogen face, the back surface of the n-type GaN substrate 1 is easily oxidized and hence the oxidized part can be removed by etching. Consequently, the contact resistance between the n-type GaN substrate 1 and the n-side electrode 8 can be reduced. Contact resistance between the n-type GaN substrate 1 and the n-side electrode 8 of a nitride-based semiconductor laser device actually prepared according to this embodiment measured by a TLM (transmission line model) method was not more than 2.0×10−4 Ωcm2. When the n-side electrode 8 was formed on the back surface (nitrogen face) of the n-type GaN substrate 1 and the structure was heat-treated in a nitrogen gas atmosphere of 500° C. for 10 minutes, the contact resistance was further reduced to 1.0×10−5 Ωcm2. - In the process of fabricating a nitride-based semiconductor laser device according to this embodiment, the back surface of the n-
type GaN substrate 1 is etched by RIB as hereinabove described, whereby the back surface of the n-type GaN substrate 1 can be further improved in flatness as compared with a mechanically polished back surface. Thus, the n-side electrode 8 formed on the back surface of the n-type GaN substrate 1 can be also improved in flatness. When the nitride-based semiconductor laser device is mounted in a junction-down system, wire bondability with respect to the n-side electrode 8 can be improved. When the n-side electrode 8 is mounted on a radiator base (submount), adhesion between the n-side electrode 8 and the radiator base can be improved for attaining excellent reliability. - In order to confirm the effect of the present invention etching the back surface (nitrogen face) of the n-
type GaN substrate 1 by RIE in more detail, an experiment was performed as shown in Table 1.TABLE 1 Electron Contact Carrier Resis- Concen- Sam- Method of Forming Electrode tance tration ple (Back Surface Treatment Condition) (Ω cm2) (cm−3) 1 Polishing Back Surface of GaN Substrate 20 2.0 × 1016 →Formation of n- Side Electrode 2 Polishing Back Surface of GaN Substrate 0.1 5.0 × 1016 → Hydrochloric Acid Treatment → Formation of n- Side Electrode 3 Polishing Back Surface of GaN Substrate 0.05 1.0 × 1017 →Etching by 0.5 μm by RIE (Cl2 Gas)→ Formation of n- Side Electrode 4 Polishing Back Surface of GaN Substrate 7.0 × 7.1 × 1017 → Etching by 1 μm by RIE (Cl2 Gas)→ 10−4 Formation of n- Side Electrode 5 Polishing Back Surface of GaN Substrate 3.0 × 1.7 × 1018 →Etching by 1 μm by RIE (Cl2 Gas + BCl3 10−4 Gas)→Formation of n- Side Electrode 6 Polishing Back Surface of GaN Substrate 2.0 × 2.5 × 1018 →Etching by 1 μm by RIE (Cl2 Gas + BCl3 10−4 Gas) → Hydrochloric Acid Treatment → Formation of n- Side Electrode 7 Polishing Back Surface of GaN Substrate 1.0 × 5.0 × 1018 →Etching by 1 μm by RIE (Cl2 Gas + BCl3 10−5 Gas) → Hydrochloric Acid Treatment → Formation of n-Side Electrode → Heat Treatment - Referring to Table 1, various nitrogen face (back surface) treatments were performed on
samples 1 to 7 consisting of n-type GaN substrates having a wurtzite structure, for thereafter measuring electron carrier concentrations in the vicinity of the back surfaces of the n-type GaN substrates with an electrochemical V-C measured concentration profiler. After this measurement of the electron carrier concentrations, n-side electrodes were formed on the back surfaces of the n-type GaN substrates of thesamples 1 to 7 for measuring contact resistance values between the n-type GaN substrates and the n-side electrodes by the TLM method. - The n-side electrodes of the
samples 1 to 7 were formed by Al films, Si films, Ni films and Au films, similarly to the n-side electrode 8 according to the aforementioned embodiment. Substrate polishing, etching by RIE and hydrochloric acid treatment were performed under conditions similar to those employed in the aforementioned embodiment. Thesample 6 was prepared through the fabrication process according to the aforementioned embodiment. - In the
inventive samples 3 to 7 prepared by etching the back surfaces of the n-type GaN substrates by RIE, contact resistance values were remarkably reduced as compared with thesample 1 prepared by a method similar to the prior art. More specifically, thesample 1 exhibited contact resistance of 20 Ωcm2, while theinventive samples 3 to 7 exhibited contact resistance of not more than 0.05 Ωcm2, conceivably for the following reason: In theinventive samples 3 to 7, regions including defects resulting from mechanical polishing in the vicinity of the back surfaces of the n-type GaN substrates were conceivably removed by RIE. Therefore, the electron carrier concentrations were inhibited from reduction resulting from defects in the vicinity of the back surfaces of the n-type GaN substrates in theinventive samples 3 to 7. - Further, the
inventive samples 3 to 7 exhibited higher electron carrier concentrations in the vicinity of the back surfaces of the n-type GaN substrates as compared with thesample 1 corresponding to the prior art. More specifically, thesample 1 corresponding to the prior art exhibited an electron carrier concentration of 2.0×1016 cm−3, while theinventive samples 3 to 7 exhibited electron carrier concentrations of at least 1.0×1017 cm3. - In the
sample 4 prepared by removing the back surface of the n-type GaN substrate by a thickness of about 1 μm by RIE with Cl2 gas, it was possible to attain lower contact resistance than thesample 3 prepared by removing the back surface of the n-type GaN substrate by a thickness of about 0.5 μm by RIB with Cl2 gas. This is conceivably because it was not possible to sufficiently remove the region including defects resulting from mechanical polishing in the vicinity of the back surface of the n-type GaN substrate by removing the back surface of the n-type GaN substrate by the thickness of about 0.5 μm. When defect (dislocation) densities of the back surfaces of the n-type GaN substrates were measured by TEM analysis in these samples thesample 3 exhibited a defect density of 1×109 cm−2. In thesample 4, on the other hand, no defects were observed in the field of view and the defect density was not more than 1×106 cm−2. Thus, it is preferable to remove the back surface of the n-type GaN substrate by a thickness of at least about 1.0 μm by RIE. - In the
sample 5 subjected to RIE with Cl2 gas and BCl3 gas, contact resistance was further reduced as compared with thesample 4 prepared by etching the back surface of the n-type GaN substrate by RIE with only Cl2 gas. - In the
samples sample 7 further heat-treated in a nitrogen atmosphere of 500° C. for 10 minutes, it was possible to obtain lower contact resistance values as compared with thesample 5 subjected to neither hydrochloric acid treatment nor heat treatment. Comparing thesamples - In the
sample 2 dipped in an HCl solution of 10% in concentration for about 10 minutes (hydrochloric acid treatment) without RIE, it was possible to obtain lower contact resistance than thesample 1 corresponding to the prior art subjected to no hydrochloric acid treatment. More specifically, thesample 1 exhibited contact resistance of 20 Ωcm2, while thesample 2 exhibited contact resistance of 0.1 Ωcm2. This is conceivably because the back surface of the n-type GaN substrate was cleaned by the hydrochloric acid treatment. - If oxygen is employed as the n-type dopant for the n-type GaN substrate, crystallinity is reduced when the oxygen dose is increased to increase the carrier concentration in order to reduce the contact resistance. According to the present invention, however, the contact resistance can be reduced also with the oxygen dose (substrate carrier concentration: 5×1018 cm−3) for the n-
type GaN substrate 1 according to the aforementioned embodiment. - Although the present invention has been described and illustrated in detail, it is clearly understood that the same is by way of illustration and example only and is not to be taken by way of limitation, the spirit and scope of the present invention being limited only by the terms of the appended claims.
- For example, while the above embodiment has been described with reference to the case of forming a nitride-based semiconductor laser device with the n-
type GaN substrate 1, the present invention is not restricted to this but an n-type nitride-based semiconductor substrate or a nitride-based semiconductor layer having a wurtzite structure may alternatively be employed. For example, a nitride-based semiconductor substrate or a nitride-based semiconductor layer consisting of BN (boron nitride), AlN (aluminum nitride), InN (indium nitride) or TlN (thallium nitride) is conceivable. The nitride-based semiconductor substrate or the nitride-based semiconductor layer may consist of ternary or quaternary nitride-based semiconductor thereof. - While the back surface (nitrogen face) of the n-
type GaN substrate 1 is etched by RIE in the aforementioned embodiment, the present invention is not restricted to this but other dry etching may alternatively be employed. For example, reactive ion beam etching, radical etching, or plasma etching may be employed. - While the back surface (nitrogen face) of the n-
type GaN substrate 1 is etched by RIB with Cl2 gas and BCl3 gas in the aforementioned embodiment, the present invention is not restricted to this but other etching gases may alternatively be employed. For example, a gas mixture of Cl2 and SiCl4, a gas mixture of Cl2 and CF4 or Cl2 gas may be employed. - While the nitride-based semiconductor
laser device structure 20 is dipped in the HCl solution (hydrochloric acid treatment) after the etching by RIE thereby removing the chlorine-based residues adhering to the back surface of the n-type GaN substrate 1 in the aforementioned embodiment, the present invention is not restricted to this but the nitride-based semiconductorlayer device structure 20 may alternatively be dipped in another solution containing at least one of chlorine, fluorine, bromine, iodine, sulfur and ammonia. - While the back surface (nitrogen face) of the n-
type GaN substrate 1 is mechanically polished after growing thelayers 2 to 6 on the upper surface (Ga face) of the n-type GaN substrate 1 in the aforementioned embodiment, the present invention is not restricted to this but the back surface (nitrogen face) of the n-type GaN substrate 1 may alternatively be previously mechanically polished to a prescribed thickness for thereafter forming thelayers 2 to 6 on the upper surface (Ga face) of the n-type GaN substrate 1. Further alternatively, the nitrogen face of the n-type GaN substrate 1 may not be mechanically polished. - While the n-type dopant and the p-type dopant for the
layers 2 to 6 are prepared from Si and Mg respectively in the aforementioned embodiment, the present invention is not restricted to this but another n- or p-type dopant may alternatively be employed. For example, Se, Ge or the like may be employed as the n-type dopant. Further, Be or Zn may be employed as the p-type dopant. - While the
layers 2 to 6 are formed on the n-type GaN substrate 1 by atmospheric pressure MOCVD in the aforementioned embodiment, the present invention is not restricted to this but thelayers 2 to 6 may alternatively be formed by another growth method. For example, thelayers 2 to 6 may be formed by low-pressure MOCVD. - While the n-
type buffer layer 2 is formed on the n-type GaN substrate 1 in the aforementioned embodiment, the present invention is not restricted to this but no n-type buffer layer 2 may be formed. In this case, the fabrication process can be simplified although thelayers 3 to 6 are slightly reduced in crystallinity. - While the n-
side electrode 8 is formed by the Al, Si, Ni and Au films in the aforementioned embodiment, the present invention is not restricted to this but the n-side electrode 8 may alternatively be formed by another electrode structure such as that consisting of a Ti film having a thickness of 10 nm and an Al film having a thickness of 500 nm, an Al film having a thickness of 6 nm, an Ni film having a thickness of 10 nm and an Au film having a thickness of 300 nm or an AlSi film having a thickness of 10 nm, a Zn film having a thickness of 300 nm and an Au film having a thickness of 100 nm, for example. - While a ridge structure is employed as a current narrowing structure or a transverse light confinement structure in the aforementioned embodiment, the present invention is not restricted to this but a current may alternatively be narrowed by an embedded structure employing a high-resistance blocking layer or an n-type blocking layer. Further alternatively, a light absorption layer may be formed by ton implantation or the like as a current narrowing layer or a transverse light confinement structure.
- While the present invention is applied to a nitride-based semiconductor laser device in the aforementioned embodiment, the present invention is not restricted to this but may be applied to a semiconductor device employing an n-type nitride-based semiconductor layer or a nitride-based semiconductor substrate having a wurtzite structure. For example, the present invention may be applied to a MESFET (metal semiconductor field-effect transistor), a HEMT (high electron mobility transistor), a light-emitting diode (LED) device or a VCSEL (vertical cavity surface emitting laser) device requiring surface flatness, for example.
- While the p- and n-
side electrodes side electrodes electrodes side electrode 8 can be sufficiently reduced according to the present invention also when the n-side electrode 8 is formed with a small thickness to have translucency. - While the back surface (nitrogen face) of the n-
type GaN substrate 1 is dry-etched by RIE in the aforementioned embodiment, the present invention is not restricted to this but the back surface (nitrogen face) of the n-type GaN substrate 1 may alternatively be wet-etched. In this case, aqua regia, KOH or K2S2O 8 is employed as the wet etchant. For example, the nitrogen face forming the back surface of the n-type GaN substrate 1 may be wet-etched under the room temperature with KOH of 0.1 mol in concentration. When the temperature is increased to about 120° C. in this case, the etching rate can be increased to about 10 times as compared with that under the room temperature. - While the back surface, consisting of the nitrogen face, of the n-
type GaN substrate 1 is dry-etched by RIE in the aforementioned embodiment, the present invention is not restricted to this but the back surface of the n-type GaN substrate 1 may alternatively be wet-etched when the back surface consists of a Ga face. In this case, aqua regia, KOH or K2S2O8 is employed as the wet etchant. For example, the Ga face forming the back surface of the n-type GaN substrate 1 may be wet-etched in KOH of 0.1 mol in concentration with a mercury lamp of 365 nm under the room temperature. When the temperature is increased to about 120° C. in this case, the etching rate can be increased to about 10 times as compared with that under the room temperature. - While the n-type
GaN Just substrate 1 having the back surface entirely formed by a nitrogen face is employed in the aforementioned embodiment, the present invention is not restricted to this but an n-type GaN misoriented substrate having a back surface partially including a Ga face may alternatively be employed. Such back surface of the n-type GaN misoriented substrate is also included in the nitrogen face according to the present invention.
Claims (7)
1-27. (canceled)
28. A nitride-based semiconductor device comprising:
a substrate made from an n-type nitride-based semiconductor formed by using growth on a substrate for growth; and
an n-side electrode formed on a back surface of said substrate, wherein
a dislocation density is not more than 1×109 cm−2 in the vicinity of the interface between said substrate and said n-side electrode.
29. The nitride based semiconductor device according to claim 28 , wherein
said substrate is thinned by processing the back surface thereof.
30. (canceled)
31. (canceled)
32. (canceled)
33. (canceled)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/928,185 US20080067541A1 (en) | 2002-03-26 | 2007-10-30 | Nitride-based semiconductor device and method of fabricating the same |
Applications Claiming Priority (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JPJP2002-85085 | 2002-03-26 | ||
JP2002085085 | 2002-03-26 | ||
US10/394,260 US6791120B2 (en) | 2002-03-26 | 2003-03-24 | Nitride-based semiconductor device and method of fabricating the same |
US10/936,499 US6890779B2 (en) | 2002-03-26 | 2004-09-09 | Nitride-based semiconductor device and method of fabricating the same |
US11/114,193 US7655484B2 (en) | 2002-03-26 | 2005-04-26 | Nitride-based semiconductor device and method of fabricating the same |
US11/607,896 US20070077669A1 (en) | 2002-03-26 | 2006-12-04 | Nitride-based semiconductor device and method of fabricating the same |
US11/928,185 US20080067541A1 (en) | 2002-03-26 | 2007-10-30 | Nitride-based semiconductor device and method of fabricating the same |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/607,896 Continuation US20070077669A1 (en) | 2002-03-26 | 2006-12-04 | Nitride-based semiconductor device and method of fabricating the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20080067541A1 true US20080067541A1 (en) | 2008-03-20 |
Family
ID=28449238
Family Applications (9)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/394,260 Expired - Lifetime US6791120B2 (en) | 2002-03-26 | 2003-03-24 | Nitride-based semiconductor device and method of fabricating the same |
US10/936,499 Expired - Lifetime US6890779B2 (en) | 2002-03-26 | 2004-09-09 | Nitride-based semiconductor device and method of fabricating the same |
US11/114,193 Expired - Lifetime US7655484B2 (en) | 2002-03-26 | 2005-04-26 | Nitride-based semiconductor device and method of fabricating the same |
US11/607,896 Abandoned US20070077669A1 (en) | 2002-03-26 | 2006-12-04 | Nitride-based semiconductor device and method of fabricating the same |
US11/806,709 Abandoned US20070235750A1 (en) | 2002-03-26 | 2007-06-04 | Nitride-based semiconductor device and method of fabricating the same |
US11/928,185 Abandoned US20080067541A1 (en) | 2002-03-26 | 2007-10-30 | Nitride-based semiconductor device and method of fabricating the same |
US11/928,077 Abandoned US20080179601A1 (en) | 2002-03-26 | 2007-10-30 | Nitride-based semiconductor device and method of fabricating the same |
US11/927,905 Abandoned US20080069162A1 (en) | 2002-03-26 | 2007-10-30 | Nitride-based semiconductor device and method of fabricating the same |
US12/139,807 Expired - Lifetime US7629623B2 (en) | 2002-03-26 | 2008-06-16 | Nitride-based semiconductor device and method of fabricating the same |
Family Applications Before (5)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/394,260 Expired - Lifetime US6791120B2 (en) | 2002-03-26 | 2003-03-24 | Nitride-based semiconductor device and method of fabricating the same |
US10/936,499 Expired - Lifetime US6890779B2 (en) | 2002-03-26 | 2004-09-09 | Nitride-based semiconductor device and method of fabricating the same |
US11/114,193 Expired - Lifetime US7655484B2 (en) | 2002-03-26 | 2005-04-26 | Nitride-based semiconductor device and method of fabricating the same |
US11/607,896 Abandoned US20070077669A1 (en) | 2002-03-26 | 2006-12-04 | Nitride-based semiconductor device and method of fabricating the same |
US11/806,709 Abandoned US20070235750A1 (en) | 2002-03-26 | 2007-06-04 | Nitride-based semiconductor device and method of fabricating the same |
Family Applications After (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/928,077 Abandoned US20080179601A1 (en) | 2002-03-26 | 2007-10-30 | Nitride-based semiconductor device and method of fabricating the same |
US11/927,905 Abandoned US20080069162A1 (en) | 2002-03-26 | 2007-10-30 | Nitride-based semiconductor device and method of fabricating the same |
US12/139,807 Expired - Lifetime US7629623B2 (en) | 2002-03-26 | 2008-06-16 | Nitride-based semiconductor device and method of fabricating the same |
Country Status (3)
Country | Link |
---|---|
US (9) | US6791120B2 (en) |
JP (5) | JP5025540B2 (en) |
CN (3) | CN1271766C (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104752306A (en) * | 2013-12-31 | 2015-07-01 | 北京北方微电子基地设备工艺研究中心有限责任公司 | Processing method for etching isolation groove in gallium nitride layer |
CN107460546A (en) * | 2017-07-18 | 2017-12-12 | 成都新柯力化工科技有限公司 | A kind of method of prepare with scale LED semi-conducting material gallium nitride films |
Families Citing this family (51)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8352400B2 (en) | 1991-12-23 | 2013-01-08 | Hoffberg Steven M | Adaptive pattern recognition based controller apparatus and method and human-factored interface therefore |
US7966078B2 (en) | 1999-02-01 | 2011-06-21 | Steven Hoffberg | Network media appliance system and method |
US6791120B2 (en) * | 2002-03-26 | 2004-09-14 | Sanyo Electric Co., Ltd. | Nitride-based semiconductor device and method of fabricating the same |
US7795707B2 (en) | 2002-04-30 | 2010-09-14 | Cree, Inc. | High voltage switching devices and process for forming same |
US6864502B2 (en) * | 2002-09-18 | 2005-03-08 | Toyoda Gosei Co., Ltd. | III group nitride system compound semiconductor light emitting element |
JP3841092B2 (en) * | 2003-08-26 | 2006-11-01 | 住友電気工業株式会社 | Light emitting device |
EP1679740A4 (en) * | 2003-10-27 | 2009-09-02 | Sumitomo Electric Industries | Gallium nitride semiconductor substrate and process for producing the same |
JP2005191530A (en) * | 2003-12-03 | 2005-07-14 | Sumitomo Electric Ind Ltd | Light emitting device |
CN100521120C (en) | 2003-12-09 | 2009-07-29 | 加利福尼亚大学董事会 | Highly efficient (B, Al, Ga, In) N based light emitting diodes via surface roughening |
US7355284B2 (en) * | 2004-03-29 | 2008-04-08 | Cree, Inc. | Semiconductor light emitting devices including flexible film having therein an optical element |
JP4379208B2 (en) * | 2004-06-03 | 2009-12-09 | 三菱電機株式会社 | Manufacturing method of nitride semiconductor device |
JP2006128558A (en) * | 2004-11-01 | 2006-05-18 | Sony Corp | Semiconductor laser, semiconductor laser mounting method, semiconductor laser mounting structure, and photodisc device |
JP5065574B2 (en) * | 2005-01-12 | 2012-11-07 | 住友電気工業株式会社 | Polishing method of GaN substrate |
EP1681712A1 (en) | 2005-01-13 | 2006-07-19 | S.O.I. Tec Silicon on Insulator Technologies S.A. | Method of producing substrates for optoelectronic applications |
JP4916434B2 (en) | 2005-03-16 | 2012-04-11 | パナソニック株式会社 | Nitride semiconductor device and manufacturing method thereof |
US7606276B2 (en) * | 2005-05-19 | 2009-10-20 | Panasonic Corporation | Nitride semiconductor device and method for fabricating the same |
JP2007080896A (en) * | 2005-09-12 | 2007-03-29 | Sanyo Electric Co Ltd | Semiconductor element |
JP2008042157A (en) * | 2006-07-12 | 2008-02-21 | Sumitomo Electric Ind Ltd | Method of manufacturing group iii nitride substrate and group iii nitride substrate |
US7585772B2 (en) * | 2006-07-26 | 2009-09-08 | Freiberger Compound Materials Gmbh | Process for smoothening III-N substrates |
KR100755656B1 (en) * | 2006-08-11 | 2007-09-04 | 삼성전기주식회사 | Method of manufacturing nitride-based semiconductor light emitting device |
JP2010510655A (en) * | 2006-11-15 | 2010-04-02 | ザ リージェンツ オブ ザ ユニバーシティ オブ カリフォルニア | Light emitting diode and laser diode using N-plane GaN, InN and AlN and their alloys |
US8193020B2 (en) * | 2006-11-15 | 2012-06-05 | The Regents Of The University Of California | Method for heteroepitaxial growth of high-quality N-face GaN, InN, and AlN and their alloys by metal organic chemical vapor deposition |
EP2087507A4 (en) * | 2006-11-15 | 2010-07-07 | Univ California | Method for heteroepitaxial growth of high-quality n-face gan, inn, and ain and their alloys by metal organic chemical vapor deposition |
US20080111144A1 (en) * | 2006-11-15 | 2008-05-15 | The Regents Of The University Of California | LIGHT EMITTING DIODE AND LASER DIODE USING N-FACE GaN, InN, AND AlN AND THEIR ALLOYS |
US8026115B2 (en) * | 2006-11-17 | 2011-09-27 | 3M Innovative Properties Company | Optical bonding composition for LED light source |
WO2008064068A2 (en) * | 2006-11-17 | 2008-05-29 | 3M Innovative Properties Company | Planarized led with optical extractor |
KR101450929B1 (en) * | 2006-11-20 | 2014-10-14 | 쓰리엠 이노베이티브 프로퍼티즈 컴파니 | Optical bonding composition for led light source |
JP4561732B2 (en) * | 2006-11-20 | 2010-10-13 | トヨタ自動車株式会社 | Mobile positioning device |
JP2009190936A (en) * | 2008-02-14 | 2009-08-27 | Sumitomo Electric Ind Ltd | Method for manufacturing group iii nitride crystal |
US8343824B2 (en) * | 2008-04-29 | 2013-01-01 | International Rectifier Corporation | Gallium nitride material processing and related device structures |
JP4730422B2 (en) * | 2008-10-24 | 2011-07-20 | 住友電気工業株式会社 | Group III nitride semiconductor electronic device, method of fabricating group III nitride semiconductor electronic device, and group III nitride semiconductor epitaxial wafer |
JP2011103400A (en) * | 2009-11-11 | 2011-05-26 | Sumitomo Electric Ind Ltd | Compound semiconductor element |
JP2011187579A (en) * | 2010-03-05 | 2011-09-22 | Sony Corp | Mode-locked semiconductor laser element and driving method thereof |
RU2434315C1 (en) | 2010-03-15 | 2011-11-20 | Юрий Георгиевич Шретер | Light-emitting device with heterophase boundaries |
CN102136435B (en) * | 2010-04-08 | 2013-05-15 | 上海卓骋电子科技有限公司 | Manufacture method for high-performance semiconductor structure |
JP2012231087A (en) * | 2011-04-27 | 2012-11-22 | Mitsubishi Chemicals Corp | Method of manufacturing nitride-based led |
JP5598437B2 (en) * | 2011-07-12 | 2014-10-01 | 豊田合成株式会社 | Group III nitride semiconductor light emitting device manufacturing method |
WO2013039003A1 (en) | 2011-09-12 | 2013-03-21 | 三菱化学株式会社 | Light-emitting diode element |
CN103579428B (en) * | 2012-07-30 | 2016-08-17 | 比亚迪股份有限公司 | A kind of LED and preparation method thereof |
JP2013128150A (en) * | 2013-03-26 | 2013-06-27 | Toyoda Gosei Co Ltd | Method of manufacturing group-iii nitride semiconductor light-emitting element |
JP6151135B2 (en) | 2013-09-03 | 2017-06-21 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
JP6255874B2 (en) * | 2013-10-09 | 2018-01-10 | 日産自動車株式会社 | Semiconductor device and manufacturing method thereof |
CN105706282B (en) | 2013-11-06 | 2018-05-01 | 瓦特燃料电池公司 | Fuel gas CPOX reformers and CPOX reforming methods |
CN105814244B (en) * | 2013-12-20 | 2018-06-29 | 日本碍子株式会社 | Substrate and its manufacturing method comprising gallium nitride layer |
WO2015146069A1 (en) * | 2014-03-28 | 2015-10-01 | パナソニックIpマネジメント株式会社 | Light emitting diode element |
CN105355550B (en) * | 2015-12-02 | 2018-05-01 | 中国科学院微电子研究所 | Low damage etching method for III-nitride |
CN109755356B (en) * | 2017-11-07 | 2020-08-21 | 山东浪潮华光光电子股份有限公司 | Method for improving built-in ohmic contact performance of GaN-based light emitting diode |
JP2022523861A (en) * | 2019-03-12 | 2022-04-26 | ザ リージェンツ オブ ザ ユニバーシティ オブ カリフォルニア | A method for removing the bar of one or more elements using a support plate |
JP2021012900A (en) * | 2019-07-03 | 2021-02-04 | パナソニックIpマネジメント株式会社 | Group III nitride semiconductor laser device |
US11538849B2 (en) * | 2020-05-28 | 2022-12-27 | X Display Company Technology Limited | Multi-LED structures with reduced circuitry |
CN112548845B (en) * | 2021-02-19 | 2021-09-14 | 清华大学 | Substrate processing method |
Citations (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5493577A (en) * | 1994-12-21 | 1996-02-20 | Sandia Corporation | Efficient semiconductor light-emitting device and method |
US6111277A (en) * | 1997-10-24 | 2000-08-29 | Sony Corporation | Semiconductor device as well as light emitting semiconductor device |
US6153010A (en) * | 1997-04-11 | 2000-11-28 | Nichia Chemical Industries Ltd. | Method of growing nitride semiconductors, nitride semiconductor substrate and nitride semiconductor device |
US6211089B1 (en) * | 1998-09-23 | 2001-04-03 | Lg Electronics Inc. | Method for fabricating GaN substrate |
US6242761B1 (en) * | 1997-02-21 | 2001-06-05 | Kabushiki Kaisha Toshiba | Nitride compound semiconductor light emitting device |
US20010030316A1 (en) * | 2000-03-17 | 2001-10-18 | Nec Corporation | Nitride based semiconductor device and method of forming the same |
US6319742B1 (en) * | 1998-07-29 | 2001-11-20 | Sanyo Electric Co., Ltd. | Method of forming nitride based semiconductor layer |
US20020011599A1 (en) * | 1998-05-28 | 2002-01-31 | Kensaku Motoki | Gallium nitride single crystal substrate and method of proucing same |
US6380051B1 (en) * | 1998-06-24 | 2002-04-30 | Sharp Kabushiki Kaisha | Layered structure including a nitride compound semiconductor film and method for making the same |
US6399966B1 (en) * | 2000-09-08 | 2002-06-04 | Sharp Kabushiki Kaisha | Light emitting nitride semiconductor device, and light emitting apparatus and pickup device using the same |
US6455340B1 (en) * | 2001-12-21 | 2002-09-24 | Xerox Corporation | Method of fabricating GaN semiconductor structures using laser-assisted epitaxial liftoff |
US6455877B1 (en) * | 1999-09-08 | 2002-09-24 | Sharp Kabushiki Kaisha | III-N compound semiconductor device |
US6468347B1 (en) * | 1999-09-28 | 2002-10-22 | Sumitomo Electric Industries Ltd. | Method of growing single crystal GaN, method of making single crystal GaN substrate and single crystal GaN substrate |
US6515308B1 (en) * | 2001-12-21 | 2003-02-04 | Xerox Corporation | Nitride-based VCSEL or light emitting diode with p-n tunnel junction current injection |
US6518602B1 (en) * | 1999-09-03 | 2003-02-11 | Sharp Kabushiki Kaisha | Nitride compound semiconductor light emitting device and method for producing the same |
US6551848B2 (en) * | 2001-05-26 | 2003-04-22 | Samsung Electro-Mechanics Co., Ltd. | Method for fabricating semiconductor light emitting device |
US6566231B2 (en) * | 2000-02-24 | 2003-05-20 | Matsushita Electric Industrial Co., Ltd. | Method of manufacturing high performance semiconductor device with reduced lattice defects in the active region |
US6614824B2 (en) * | 2000-09-14 | 2003-09-02 | Sharp Kabushiki Kaisha | Nitride semiconductor laser device and optical device using the same |
US6738403B2 (en) * | 2000-04-06 | 2004-05-18 | Fuji Photo Film Co., Ltd. | Semiconductor laser element and semiconductor laser |
US6741623B2 (en) * | 2000-06-30 | 2004-05-25 | Kabushiki Kaisha Toshiba | Semiconductor device, semiconductor laser, their manufacturing methods and etching methods |
US6791120B2 (en) * | 2002-03-26 | 2004-09-14 | Sanyo Electric Co., Ltd. | Nitride-based semiconductor device and method of fabricating the same |
US6803603B1 (en) * | 1999-06-23 | 2004-10-12 | Kabushiki Kaisha Toshiba | Semiconductor light-emitting element |
Family Cites Families (43)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4555877A (en) * | 1982-10-13 | 1985-12-03 | Fausto Libra | Prefabricated multi-story building |
JPH09103172A (en) | 1985-07-12 | 1997-04-22 | Iseki & Co Ltd | Thresher |
JPH05299693A (en) * | 1992-04-21 | 1993-11-12 | Victor Co Of Japan Ltd | Edge face light emission type semiconductor device |
JPH06275911A (en) | 1993-03-19 | 1994-09-30 | Fujitsu Ltd | Semiconductor laser device and its manufacture |
JP3165374B2 (en) | 1995-08-31 | 2001-05-14 | 株式会社東芝 | Method of forming compound semiconductor electrode |
JP3754120B2 (en) * | 1996-02-27 | 2006-03-08 | 株式会社東芝 | Semiconductor light emitting device |
JPH09266352A (en) * | 1996-03-28 | 1997-10-07 | Fuji Photo Film Co Ltd | Semiconductor light emitting element |
JP3495866B2 (en) | 1996-12-24 | 2004-02-09 | キヤノン株式会社 | Photoelectric conversion device |
JPH10190059A (en) | 1996-12-26 | 1998-07-21 | Nec Corp | Nitride compound semiconductor device and its manufacturing method |
JP3395631B2 (en) | 1997-04-17 | 2003-04-14 | 日亜化学工業株式会社 | Nitride semiconductor device and method of manufacturing nitride semiconductor device |
KR19990014304A (en) * | 1997-07-30 | 1999-02-25 | 아사구사 나오유끼 | Semiconductor laser, semiconductor light emitting device and manufacturing method thereof |
US6493577B1 (en) * | 1997-09-23 | 2002-12-10 | Auckland Uniservices Ltd. | Method and system for detecting white matter neural injury and predicting neurological outcome particularly for preterm infants |
JP3932466B2 (en) * | 1997-09-25 | 2007-06-20 | 富士フイルム株式会社 | Semiconductor laser |
JP3456413B2 (en) | 1997-11-26 | 2003-10-14 | 日亜化学工業株式会社 | Method for growing nitride semiconductor and nitride semiconductor device |
JP3859356B2 (en) | 1998-05-21 | 2006-12-20 | 日亜化学工業株式会社 | Method of manufacturing nitride semiconductor device |
JP3360812B2 (en) | 1998-05-26 | 2003-01-07 | 日亜化学工業株式会社 | Nitride semiconductor device |
JP3788104B2 (en) | 1998-05-28 | 2006-06-21 | 住友電気工業株式会社 | Gallium nitride single crystal substrate and manufacturing method thereof |
JP3397141B2 (en) * | 1998-07-28 | 2003-04-14 | 住友電気工業株式会社 | White LED |
JP3683416B2 (en) | 1998-08-21 | 2005-08-17 | アンリツ株式会社 | Super luminescent diode |
JP2001015852A (en) * | 1999-04-26 | 2001-01-19 | Sharp Corp | Electrode structure of p-type group iii nitride semiconductor layer and method for forming the same |
JP4573374B2 (en) | 1999-05-21 | 2010-11-04 | シャープ株式会社 | Manufacturing method of semiconductor light emitting device |
JP4077137B2 (en) | 2000-06-15 | 2008-04-16 | 東芝電子エンジニアリング株式会社 | Semiconductor light emitting device and manufacturing method thereof |
JP2001068786A (en) | 1999-06-24 | 2001-03-16 | Sharp Corp | Nitride compound semiconductor light-emitting device and its manufacture |
JP4424840B2 (en) * | 1999-09-08 | 2010-03-03 | シャープ株式会社 | III-N compound semiconductor device |
JP3733008B2 (en) | 1999-09-08 | 2006-01-11 | シャープ株式会社 | III-N compound semiconductor device |
JP2001102678A (en) * | 1999-09-29 | 2001-04-13 | Toshiba Corp | Gallium nitride compound semiconductor element |
JP2001176823A (en) | 1999-12-17 | 2001-06-29 | Sharp Corp | Method for manufacturing nitride semiconductor chip |
JP4618836B2 (en) | 2000-01-04 | 2011-01-26 | シャープ株式会社 | Nitride-based compound semiconductor substrate and method for manufacturing the same |
JP2001345266A (en) | 2000-02-24 | 2001-12-14 | Matsushita Electric Ind Co Ltd | Semiconductor devide and its manufacturing method and manufacturing method of semiconductor substrate |
JP2001308460A (en) * | 2000-04-27 | 2001-11-02 | Sharp Corp | Nitride semiconductor laser element and its optical pickup device |
JP2001322899A (en) | 2000-05-11 | 2001-11-20 | Matsushita Electric Ind Co Ltd | Gallium nitride-based compound semiconductor substrate and method of producing the same |
JP2001339101A (en) * | 2000-05-26 | 2001-12-07 | Sharp Corp | Gallium nitride compound semiconductor element |
JP2002016000A (en) * | 2000-06-27 | 2002-01-18 | Sanyo Electric Co Ltd | Nitride semiconductor element and nitride semiconductor substrate |
JP2002026438A (en) | 2000-07-05 | 2002-01-25 | Sanyo Electric Co Ltd | Nitride-based semiconductor element and its manufacturing method |
JP2002033305A (en) | 2000-07-13 | 2002-01-31 | Hitachi Ltd | Manufacturing method of semiconductor device, and semiconductor device manufactured by the method |
TW451504B (en) * | 2000-07-28 | 2001-08-21 | Opto Tech Corp | Compound semiconductor device and method for making the same |
JP2002158393A (en) | 2000-09-11 | 2002-05-31 | Fuji Photo Film Co Ltd | Semiconductor laser element and semiconductor laser device |
JP2002141552A (en) * | 2000-10-31 | 2002-05-17 | Ricoh Co Ltd | Group iii nitride semiconductor, semiconductor substrate laser using semiconductor and semiconductor device |
JP2001313441A (en) | 2001-03-30 | 2001-11-09 | Rohm Co Ltd | Semiconductor light-emitting element |
JP3812356B2 (en) | 2001-03-30 | 2006-08-23 | 松下電器産業株式会社 | Semiconductor light emitting device and manufacturing method thereof |
JP2002324913A (en) * | 2001-04-25 | 2002-11-08 | Ricoh Co Ltd | Iii nitride semiconductor and method of manufacturing the same, and semiconductor device and method of manufacturing the same |
US6613143B1 (en) * | 2001-07-06 | 2003-09-02 | Technologies And Devices International, Inc. | Method for fabricating bulk GaN single crystals |
JP3933592B2 (en) | 2002-03-26 | 2007-06-20 | 三洋電機株式会社 | Nitride semiconductor device |
-
2003
- 2003-03-24 US US10/394,260 patent/US6791120B2/en not_active Expired - Lifetime
- 2003-03-26 CN CNB031088279A patent/CN1271766C/en not_active Expired - Lifetime
- 2003-03-26 CN CN2006100959057A patent/CN1913104B/en not_active Expired - Lifetime
- 2003-03-26 CN CNB2005101286986A patent/CN100448039C/en not_active Expired - Lifetime
-
2004
- 2004-09-09 US US10/936,499 patent/US6890779B2/en not_active Expired - Lifetime
-
2005
- 2005-04-26 US US11/114,193 patent/US7655484B2/en not_active Expired - Lifetime
-
2006
- 2006-12-04 US US11/607,896 patent/US20070077669A1/en not_active Abandoned
-
2007
- 2007-06-04 US US11/806,709 patent/US20070235750A1/en not_active Abandoned
- 2007-10-30 US US11/928,185 patent/US20080067541A1/en not_active Abandoned
- 2007-10-30 US US11/928,077 patent/US20080179601A1/en not_active Abandoned
- 2007-10-30 US US11/927,905 patent/US20080069162A1/en not_active Abandoned
-
2008
- 2008-03-24 JP JP2008076847A patent/JP5025540B2/en not_active Expired - Lifetime
- 2008-03-24 JP JP2008076845A patent/JP2008211228A/en active Pending
- 2008-03-24 JP JP2008076844A patent/JP4180107B2/en not_active Expired - Lifetime
- 2008-06-16 US US12/139,807 patent/US7629623B2/en not_active Expired - Lifetime
-
2011
- 2011-10-13 JP JP2011226265A patent/JP2012028812A/en active Pending
-
2013
- 2013-08-06 JP JP2013162967A patent/JP2013243400A/en active Pending
Patent Citations (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5493577A (en) * | 1994-12-21 | 1996-02-20 | Sandia Corporation | Efficient semiconductor light-emitting device and method |
US6242761B1 (en) * | 1997-02-21 | 2001-06-05 | Kabushiki Kaisha Toshiba | Nitride compound semiconductor light emitting device |
US20050202682A1 (en) * | 1997-04-11 | 2005-09-15 | Nichia Chemical Industries, Ltd. | Nitride semiconductor growth method, nitride semiconductor substrate, and nitride semiconductor device |
US6153010A (en) * | 1997-04-11 | 2000-11-28 | Nichia Chemical Industries Ltd. | Method of growing nitride semiconductors, nitride semiconductor substrate and nitride semiconductor device |
US7083679B2 (en) * | 1997-04-11 | 2006-08-01 | Nichia Corporation | Nitride semiconductor growth method, nitride semiconductor substrate, and nitride semiconductor device |
US6940103B2 (en) * | 1997-04-11 | 2005-09-06 | Nichia Chemical Industries, Ltd. | Nitride semiconductor growth method, nitride semiconductor substrate and nitride semiconductor device |
US6111277A (en) * | 1997-10-24 | 2000-08-29 | Sony Corporation | Semiconductor device as well as light emitting semiconductor device |
US20020011599A1 (en) * | 1998-05-28 | 2002-01-31 | Kensaku Motoki | Gallium nitride single crystal substrate and method of proucing same |
US6380051B1 (en) * | 1998-06-24 | 2002-04-30 | Sharp Kabushiki Kaisha | Layered structure including a nitride compound semiconductor film and method for making the same |
US6319742B1 (en) * | 1998-07-29 | 2001-11-20 | Sanyo Electric Co., Ltd. | Method of forming nitride based semiconductor layer |
US6211089B1 (en) * | 1998-09-23 | 2001-04-03 | Lg Electronics Inc. | Method for fabricating GaN substrate |
US6803603B1 (en) * | 1999-06-23 | 2004-10-12 | Kabushiki Kaisha Toshiba | Semiconductor light-emitting element |
US6518602B1 (en) * | 1999-09-03 | 2003-02-11 | Sharp Kabushiki Kaisha | Nitride compound semiconductor light emitting device and method for producing the same |
US6455877B1 (en) * | 1999-09-08 | 2002-09-24 | Sharp Kabushiki Kaisha | III-N compound semiconductor device |
US6468347B1 (en) * | 1999-09-28 | 2002-10-22 | Sumitomo Electric Industries Ltd. | Method of growing single crystal GaN, method of making single crystal GaN substrate and single crystal GaN substrate |
US6566231B2 (en) * | 2000-02-24 | 2003-05-20 | Matsushita Electric Industrial Co., Ltd. | Method of manufacturing high performance semiconductor device with reduced lattice defects in the active region |
US20010030316A1 (en) * | 2000-03-17 | 2001-10-18 | Nec Corporation | Nitride based semiconductor device and method of forming the same |
US6738403B2 (en) * | 2000-04-06 | 2004-05-18 | Fuji Photo Film Co., Ltd. | Semiconductor laser element and semiconductor laser |
US6999486B2 (en) * | 2000-04-06 | 2006-02-14 | Fuji Photo Film Co., Ltd. | Semiconductor laser element and semiconductor laser |
US6741623B2 (en) * | 2000-06-30 | 2004-05-25 | Kabushiki Kaisha Toshiba | Semiconductor device, semiconductor laser, their manufacturing methods and etching methods |
US6399966B1 (en) * | 2000-09-08 | 2002-06-04 | Sharp Kabushiki Kaisha | Light emitting nitride semiconductor device, and light emitting apparatus and pickup device using the same |
US6614824B2 (en) * | 2000-09-14 | 2003-09-02 | Sharp Kabushiki Kaisha | Nitride semiconductor laser device and optical device using the same |
US6551848B2 (en) * | 2001-05-26 | 2003-04-22 | Samsung Electro-Mechanics Co., Ltd. | Method for fabricating semiconductor light emitting device |
US6515308B1 (en) * | 2001-12-21 | 2003-02-04 | Xerox Corporation | Nitride-based VCSEL or light emitting diode with p-n tunnel junction current injection |
US6455340B1 (en) * | 2001-12-21 | 2002-09-24 | Xerox Corporation | Method of fabricating GaN semiconductor structures using laser-assisted epitaxial liftoff |
US6791120B2 (en) * | 2002-03-26 | 2004-09-14 | Sanyo Electric Co., Ltd. | Nitride-based semiconductor device and method of fabricating the same |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104752306A (en) * | 2013-12-31 | 2015-07-01 | 北京北方微电子基地设备工艺研究中心有限责任公司 | Processing method for etching isolation groove in gallium nitride layer |
CN107460546A (en) * | 2017-07-18 | 2017-12-12 | 成都新柯力化工科技有限公司 | A kind of method of prepare with scale LED semi-conducting material gallium nitride films |
Also Published As
Publication number | Publication date |
---|---|
US20070077669A1 (en) | 2007-04-05 |
CN1797803A (en) | 2006-07-05 |
US20050029539A1 (en) | 2005-02-10 |
JP2008160166A (en) | 2008-07-10 |
CN1447485A (en) | 2003-10-08 |
JP5025540B2 (en) | 2012-09-12 |
JP2013243400A (en) | 2013-12-05 |
JP2008160167A (en) | 2008-07-10 |
US20080069162A1 (en) | 2008-03-20 |
CN1271766C (en) | 2006-08-23 |
JP4180107B2 (en) | 2008-11-12 |
US7629623B2 (en) | 2009-12-08 |
CN1913104A (en) | 2007-02-14 |
US6890779B2 (en) | 2005-05-10 |
US6791120B2 (en) | 2004-09-14 |
JP2012028812A (en) | 2012-02-09 |
JP2008211228A (en) | 2008-09-11 |
US20050191775A1 (en) | 2005-09-01 |
US20080179601A1 (en) | 2008-07-31 |
US20040012032A1 (en) | 2004-01-22 |
US7655484B2 (en) | 2010-02-02 |
CN1913104B (en) | 2010-05-12 |
CN100448039C (en) | 2008-12-31 |
US20080315221A1 (en) | 2008-12-25 |
US20070235750A1 (en) | 2007-10-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6791120B2 (en) | Nitride-based semiconductor device and method of fabricating the same | |
JP3933592B2 (en) | Nitride semiconductor device | |
JP3087829B2 (en) | Method for manufacturing nitride semiconductor device | |
US8222639B2 (en) | Nitride based semiconductor device and method of manufacturing the same | |
JP3920910B2 (en) | Nitride-based semiconductor device and manufacturing method thereof | |
JP2003347660A (en) | Method of manufacturing nitride semiconductor device | |
WO2009087855A1 (en) | Semiconductor device manufacturing method | |
JP4148976B2 (en) | Nitride semiconductor device manufacturing method | |
JP2007116192A (en) | Nitride-based semiconductor device | |
JP4017654B2 (en) | Nitride semiconductor devices | |
JP4171511B2 (en) | Nitride semiconductor device manufacturing method | |
JP4078380B2 (en) | Nitride semiconductor device manufacturing method | |
JP3896149B2 (en) | Nitride-based semiconductor device and manufacturing method thereof | |
JP2002026438A (en) | Nitride-based semiconductor element and its manufacturing method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |