US20050147925A1 - System and method for analog replication of microdevices having a desired surface contour - Google Patents
System and method for analog replication of microdevices having a desired surface contour Download PDFInfo
- Publication number
- US20050147925A1 US20050147925A1 US11/072,227 US7222705A US2005147925A1 US 20050147925 A1 US20050147925 A1 US 20050147925A1 US 7222705 A US7222705 A US 7222705A US 2005147925 A1 US2005147925 A1 US 2005147925A1
- Authority
- US
- United States
- Prior art keywords
- photoresist
- micro
- wafer
- metal
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title claims abstract description 89
- 230000010076 replication Effects 0.000 title description 7
- 229920002120 photoresistant polymer Polymers 0.000 claims abstract description 74
- 239000000463 material Substances 0.000 claims abstract description 41
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 claims abstract description 40
- 229910052759 nickel Inorganic materials 0.000 claims abstract description 20
- 238000005530 etching Methods 0.000 claims description 25
- 239000000758 substrate Substances 0.000 claims description 24
- 239000002184 metal Substances 0.000 claims description 17
- 229910052751 metal Inorganic materials 0.000 claims description 17
- 238000004519 manufacturing process Methods 0.000 claims description 10
- 238000005323 electroforming Methods 0.000 claims description 9
- 239000004642 Polyimide Substances 0.000 claims description 3
- 229920001721 polyimide Polymers 0.000 claims description 3
- 239000004809 Teflon Substances 0.000 claims description 2
- 229920006362 Teflon® Polymers 0.000 claims description 2
- HUMNYLRZRPPJDN-UHFFFAOYSA-N benzaldehyde Chemical compound O=CC1=CC=CC=C1 HUMNYLRZRPPJDN-UHFFFAOYSA-N 0.000 claims description 2
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 claims description 2
- 239000010931 gold Substances 0.000 claims description 2
- 229910052737 gold Inorganic materials 0.000 claims description 2
- 239000011347 resin Substances 0.000 claims description 2
- 229920005989 resin Polymers 0.000 claims description 2
- 238000000151 deposition Methods 0.000 claims 4
- 238000003825 pressing Methods 0.000 claims 1
- 238000001020 plasma etching Methods 0.000 abstract description 13
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 abstract description 8
- 229910052710 silicon Inorganic materials 0.000 abstract description 8
- 239000010703 silicon Substances 0.000 abstract description 8
- 238000000748 compression moulding Methods 0.000 abstract description 2
- 238000007747 plating Methods 0.000 abstract 1
- 235000012431 wafers Nutrition 0.000 description 77
- 238000003754 machining Methods 0.000 description 8
- 239000007789 gas Substances 0.000 description 7
- 230000005540 biological transmission Effects 0.000 description 6
- 230000003287 optical effect Effects 0.000 description 6
- 238000000059 patterning Methods 0.000 description 6
- 229920000642 polymer Polymers 0.000 description 6
- 239000011521 glass Substances 0.000 description 5
- 238000000992 sputter etching Methods 0.000 description 5
- XPDWGBQVDMORPB-UHFFFAOYSA-N Fluoroform Chemical compound FC(F)F XPDWGBQVDMORPB-UHFFFAOYSA-N 0.000 description 4
- 238000000708 deep reactive-ion etching Methods 0.000 description 4
- 238000001459 lithography Methods 0.000 description 4
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical group [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 3
- 230000001419 dependent effect Effects 0.000 description 3
- 238000012544 monitoring process Methods 0.000 description 3
- 238000012545 processing Methods 0.000 description 3
- 239000004593 Epoxy Substances 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 239000011248 coating agent Substances 0.000 description 2
- 238000000576 coating method Methods 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 238000010894 electron beam technology Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 229910052732 germanium Inorganic materials 0.000 description 2
- 238000010849 ion bombardment Methods 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 239000004033 plastic Substances 0.000 description 2
- 229920003023 plastic Polymers 0.000 description 2
- 229920003229 poly(methyl methacrylate) Polymers 0.000 description 2
- 238000006116 polymerization reaction Methods 0.000 description 2
- 239000004926 polymethyl methacrylate Substances 0.000 description 2
- 238000002360 preparation method Methods 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 230000003746 surface roughness Effects 0.000 description 2
- PFNQVRZLDWYSCW-UHFFFAOYSA-N (fluoren-9-ylideneamino) n-naphthalen-1-ylcarbamate Chemical compound C12=CC=CC=C2C2=CC=CC=C2C1=NOC(=O)NC1=CC=CC2=CC=CC=C12 PFNQVRZLDWYSCW-UHFFFAOYSA-N 0.000 description 1
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 229910005540 GaP Inorganic materials 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 206010035148 Plague Diseases 0.000 description 1
- 241000607479 Yersinia pestis Species 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 229910052786 argon Inorganic materials 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000008030 elimination Effects 0.000 description 1
- 238000003379 elimination reaction Methods 0.000 description 1
- 125000003700 epoxy group Chemical group 0.000 description 1
- 239000012467 final product Substances 0.000 description 1
- 239000005350 fused silica glass Substances 0.000 description 1
- HZXMRANICFIONG-UHFFFAOYSA-N gallium phosphide Chemical compound [Ga]#P HZXMRANICFIONG-UHFFFAOYSA-N 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- -1 gold Chemical compound 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 238000001883 metal evaporation Methods 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 230000010355 oscillation Effects 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 239000000047 product Substances 0.000 description 1
- 239000010453 quartz Substances 0.000 description 1
- 238000005488 sandblasting Methods 0.000 description 1
- 238000009987 spinning Methods 0.000 description 1
- 239000007921 spray Substances 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
- H01L21/3083—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/3086—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B29—WORKING OF PLASTICS; WORKING OF SUBSTANCES IN A PLASTIC STATE IN GENERAL
- B29C—SHAPING OR JOINING OF PLASTICS; SHAPING OF MATERIAL IN A PLASTIC STATE, NOT OTHERWISE PROVIDED FOR; AFTER-TREATMENT OF THE SHAPED PRODUCTS, e.g. REPAIRING
- B29C43/00—Compression moulding, i.e. applying external pressure to flow the moulding material; Apparatus therefor
- B29C43/02—Compression moulding, i.e. applying external pressure to flow the moulding material; Apparatus therefor of articles of definite length, i.e. discrete articles
- B29C43/021—Compression moulding, i.e. applying external pressure to flow the moulding material; Apparatus therefor of articles of definite length, i.e. discrete articles characterised by the shape of the surface
-
- G—PHYSICS
- G02—OPTICS
- G02B—OPTICAL ELEMENTS, SYSTEMS OR APPARATUS
- G02B5/00—Optical elements other than lenses
- G02B5/18—Diffraction gratings
- G02B5/1847—Manufacturing methods
- G02B5/1857—Manufacturing methods using exposure or etching means, e.g. holography, photolithography, exposure to electron or ion beams
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/0017—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor for the production of embossing, cutting or similar devices; for the production of casting means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
- H01L21/0273—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers characterised by the treatment of photoresist layers
- H01L21/0274—Photolithographic processes
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B29—WORKING OF PLASTICS; WORKING OF SUBSTANCES IN A PLASTIC STATE IN GENERAL
- B29C—SHAPING OR JOINING OF PLASTICS; SHAPING OF MATERIAL IN A PLASTIC STATE, NOT OTHERWISE PROVIDED FOR; AFTER-TREATMENT OF THE SHAPED PRODUCTS, e.g. REPAIRING
- B29C43/00—Compression moulding, i.e. applying external pressure to flow the moulding material; Apparatus therefor
- B29C43/02—Compression moulding, i.e. applying external pressure to flow the moulding material; Apparatus therefor of articles of definite length, i.e. discrete articles
- B29C43/021—Compression moulding, i.e. applying external pressure to flow the moulding material; Apparatus therefor of articles of definite length, i.e. discrete articles characterised by the shape of the surface
- B29C2043/023—Compression moulding, i.e. applying external pressure to flow the moulding material; Apparatus therefor of articles of definite length, i.e. discrete articles characterised by the shape of the surface having a plurality of grooves
- B29C2043/025—Compression moulding, i.e. applying external pressure to flow the moulding material; Apparatus therefor of articles of definite length, i.e. discrete articles characterised by the shape of the surface having a plurality of grooves forming a microstructure, i.e. fine patterning
Definitions
- This invention relates generally to a replication technique for use in reproducing surface contours in devices, such as microdevices. Specifically, the present invention is directed to a method of making a master wafer whereby the master wafer is replicated and used to produce hi-fidelity copies.
- gray scale etching processes enable the creation of various shapes and curves, both symmetric and asymmetric, thereby lending itself well for the use in fabrication of micro-optical systems.
- Traditional binary optics such as RIE (Reactive Ion Etching) and DRIE (Deep Reactive Ion Etching) utilizes step etches which are used to approximate a smooth curve.
- RIE Reactive Ion Etching
- DRIE Deep Reactive Ion Etching
- gray scale etching processes can actually create smooth curves such as smooth ramps, lens, torroids, turbo machines, gears, and other complex shapes.
- the utilization of gray scale optics in the formation of products such as microlenses is typified in U.S. Pat. No. 5,310,623 to Gal., for example.
- the Gal patent pertains to a microlens replica formed in the photoresist material with a gray scale mask of a selected wavelength (usually in the UV), and the material replica is subsequently used to reproduce the replica directly in the substrate by differential ion milling.
- Differential ion milling entails shooting a stream of argon atoms at the substrate, which is often considered to be analogous to sandblasting. As a result, differential ion milling is amenable to the formation of curved micro-structures. However, differential ion milling has the disadvantage of not being able to readily perform the deep etching necessary to form the structures necessary for micro-lenses or turbine rotors.
- Standard gray scale techniques such as that of Gal, allow the etching of shallow ( ⁇ 100 ⁇ m) structures, but have the disadvantage of needing thick layers of photoresist, wherein approximately 20 ⁇ m layer of photoresist is required to produce a 100 ⁇ m structure, for example.
- the gray scale lithography process may also be used to produce improved molds for producing micro-optical elements.
- the gray scale lithography process offers smoother curves and more flexibility in the heights and depths that may be formed in the substrate than those offered by conventional techniques.
- optical elements produced by this process also exhibit improved characteristics both in surface finish and other characteristics of the finished optical elements.
- the gray scale lithography process uses a gray scale mask to pattern a photoresist on a substrate, which is subsequently etched to form curved shapes. Patterning the photoresist to form a photomask layer can be performed using a single gray scale mask. Alternatively, patterning the photoresist to produce a variable thickness photomask layer can be accomplished by exposure with 2 gray scale masks.
- an exposure in a photoresist material can be created which will cause the height of the processed photoresist material to replicate the height of the desired workpiece.
- the exposed photoresist can then be processed using known methods to produce an impression of the desired pattern in the developed photoresist.
- the patterned photoresist itself can be the final product.
- the image impression in the photoresist is produced by exposing the photoresist material to light of a selected wavelength through the gray scale mask, transmitted through openings in the exposure mask for a selected time period.
- the light is usually ultraviolet light.
- the exposed photoresist material is subsequently processed to procure the desired object on a substrate material using an etching method such as RIE (Reactive Ion Etching) or DRIE (Deep Reactive Ion Etching).
- Gray scale mask technologies including the half tone process, the modulated exposure masking technique and Canyon Material's High Energy Beam Sensitive (HEBS) glass, can be used to imprint the photoresist. These techniques partially expose a photosensitive material to achieve a desired structure.
- Photosensitive materials include, but are not limited to, photoresist and PMMA (polymethyl methacrylate) materials. When using HEBS, the glass itself is photosensitive.
- High Energy Beam Sensitive (HEBS) glass is a one step fabrication of a gray level mask.
- the exposure of this gray level mask is done using an e-beam writing tool.
- the e-beam writing tool software is used to support mask making and direct write-on resist approaches for the fabrication of diffractive optical elements (DOEs).
- DOEs diffractive optical elements
- the so-generated gray level mask is usable in an optical exposure tool (e.g., a G-line stepper, or a contact printer) to mass fabricate resist profiles.
- a series of single exposures in a step-and-repeat system can generate hundreds of DOEs on the same wafer.
- This wafer can then be processed to transfer the DOE structure of a large number of different elements into the substrate. Since the complete DOE structure is transferred into the substrate there is no need for a resist stripping step after the etching process. After dicing the wafer, many of monolithic multilevel DOEs have been generated.
- the first source of error arises from general roughness in the surface of the photosensitive material. This error may be caused by the slight variations in the dose of the writing tool, usually an electron beam (e-beam) or laser. In the case of the half tone process, the chosen pixel shape scheme may cause this error.
- the period of oscillation for the general roughness error is typically on the order of 10 microns.
- the second source error is the stitching error, i.e., it is geometric and is induced by slight variations in the positioning and size of the writing tool.
- Stitching error is due to slight inaccuracies of the stage and field of the writing tool.
- the stage of the writing tool refers to the horizontal sweep, wherein slight variation in the positioning of the horizontal line results in stitching error.
- the field refers to the width of the writing line, wherein variation in the width of the writing line also results in stitching error.
- the stitching error is of low frequency period and manifests itself in the slight vertical lines in the surface
- the present invention has been developed with the view toward substantially reducing the need to adjust parameters related to a drift in the associated processes.
- the present invention is therefore directed to a method of creating analog replicas of a master wafer whereby the master wafer meets all requirements. Thereafter, the master wafer is used to make high-fidelity copies, i.e., child wafers.
- the photoresist can be a positive or negative photoresist.
- the positive photoresist material can be a novalak or phenyl-formaldehyde resin.
- the negative photoresist materiel can be a polyimide. Epoxy based negative resists have been used in MEMS processing.
- a preferred photoresist is a positive novalak photoresist or similar material that is compatible with plasma-etching techniques.
- the specific type of photoresist is selected for, among other characteristics, the desired depth of the photoresist layer. Other suitable materials may be substituted and the discussion herein should not be interpreted to limit the invention.
- the substrate material used for the wafer is preferably silicon.
- the substrate may be selected from any number of materials, which can be silicon, GaAs, plastic, glass, quartz, ceramics or metals such Cu, Al and Ge. Other suitable materials may be substituted and the discussion herein should not be interpreted to limit the invention.
- a method of making an analog replica of a master wafer including the steps of creating a mold by electroforming a layer of material on the surface of a substrate, preparing a child wafer with a layer of photoresist, transferring the mold shape to the photoresist, separating the mold from the child wafer, and etching the child wafer.
- the electroforming step includes electroforming a layer of nickel on the surface of the substrate.
- the electroformed nickel thereafter acting as a mold of the master wafer.
- the method of making an analog replica of a master can further include applying a release-aid layer prior to electroforming, if necessary, for allowing the master wafer to easily separate from the nickel electroform.
- the method includes applying standard plasma etching techniques to the child wafer.
- each child wafer is produced using the mold so that each child wafer has exactly the same photoresist shape as each other child wafer.
- FIG. 1 illustrates the replication process in accordance with the systems and methods of the present invention
- FIG. 2 illustrates the different types of surface shapes of the master wafer
- FIG. 3 illustrates a flow chart of the operations performed to replicate a wafer according to one embodiment of the present invention.
- a master wafer 10 is formed using MEMS Optical standard gray scale techniques, for example.
- MEMS Optical standard gray scale techniques
- other types of techniques for making MEMS may also be used, such as binary techniques and holograph techniques.
- standard gray scale techniques allow the etching of shallow curved structures of a magnitude of less than 100 ⁇ m using an etch method such as ion milling with argon.
- Gray scale photolithography techniques which is typified by U.S. Pat. Nos. 5,482,800 and 5,310,623 to Gal uses a single pixel exposure mask subdivided into subpixels. Each subpixel is in turn subdivided into gray scale resolution elements. A typical pixel can be 80 ⁇ m on each side, each subpixel can be 2 ⁇ m on each side, and each gray scale resolution element can be 0.2 ⁇ m on each side.
- the exposing light is uv light of 0.3 ⁇ m wavelength.
- the resolution elements can be arranged in groups so as to enable a full wavelength of the uv light to pass through an opening formed by the aligned resolution elements. Infrared light exposure is used with a 128 shade gray scale. However, uv light is preferably used with a 9000 shade gray scale.
- patterning the photoresist to form a photomask layer can be performed using a single gray scale mask.
- patterning the photoresist to produce a variable thickness photomask layer can be accomplished by exposing with 2 or more gray scale masks.
- an exposure in a photoresist material can be created which will cause the height of the processed photoresist material to replicate the height of the desired workpiece.
- the exposed photoresist can then be processed by developing using known methods to produce an impression of the desired pattern in the developed photoresist.
- the image is produced by exposing the photoresist material to light of a selected wavelength through the gray scale mask, transmitted through openings in the exposure mask for a selected time period.
- the light is usually ultraviolet light.
- the exposed photoresist material is subsequently processed to procure the desired object on a substrate material using an etching method such as ICP-machining or RIE/ICP-machining.
- the choice of process gases is dependent on the material being etched.
- silicon SF 6 and O 2 are typically used, although other gases can and are used depending of the application.
- Other process gases used include, but are not limited to CF 4 and CHF 3 , which can also be mixed with O 2 .
- the variation of process parameters allows a desired selectivity for the etch. Selectivity is defined as the etch rate of the photoresist versus the etch rate of the substrate.
- the ICP-machining method permits an etching rate of between 2 and 20 ⁇ m/min and a polymer layer that can be an approximately 50 nm thick TEFLON-like polymer (polytetrafluoroethylene-like polymer) layer.
- the polymerization step can be performed using a mixture of Ar and CHF 3 .
- the etching step can be performed for a sufficient duration to attain an etching depth of approximately 2-3 ⁇ m.
- the ICP-machining method uses a plasma that can be generated using microwave energy at outputs between 300 and 1200W (2.45 GHz). During the etching steps, an ion bombardment with energies between 5 and 30 eV can be used so as to have the structure base completely free form deposits from the plasma.
- the method of the present invention fabricates a mold 18 that is used to replicate the master wafer.
- the master wafer 10 is electroformed 17 using nickel or copper or any other suitable metallic material to a sufficient thickness.
- the electroforming process can either include using a voltage source 12 connected to a nickel source 14 and the master wafer 10 wherein nickel is electroformed onto the surface of the master wafer 10 or by immersing (not shown) the master wafer 10 into a tank of dielectric solution wherein a current is ran through a connected anode or cathode and the desired metal is plated onto the master wafer.
- the electroforming process can also be substituted by a standard metal coating procedure, a low pressure metal evaporation procedure, or any other similar techniques.
- the nickel source 14 works to produce a layer of nickel on the surface of the master wafer 10 .
- the area where the nickel first touches the master wafer 10 forms the shape exhibited by the master wafer 10 .
- the processes set forth in the present application is appropriate for a master wafer 10 having surface shapes including any of a convex, a concave, linear slopes, and binary step structures and any combination of these fundamental structures, as shown in FIG. 2 .
- this additional release-aid layer 9 should be applied before the electroform process.
- release-aid layers that can be used in the process include any metal that would have poor adhesion to the silicon, such as gold, or a standard mold-release, such as Teflon.
- the release-aid layer 9 is made of a metal, other metals can be deposited on top of the release-aid layer in order to improve the adhesion of the release-aid layer 9 to the nickel electroform 18 .
- the release-aid layer 9 should be chosen so as to minimize any replication errors, such as increased surface roughness or other undesirable effects.
- the stress of the nickel layer on the master wafer 10 can be monitored and controlled (not shown) in order to provide near-zero residual bulk stress in the nickel layer.
- the monitoring and controlling will allow the electroformed nickel mold 18 to keep its gross shape once released from the master wafer 10 .
- Monitoring and controlling of the stress of the nickel layer can be accomplished externally by using any commercially available stress monitoring process currently being used by electroformers.
- the mold 18 is used to create replicas of the master wafer 10 .
- a child wafer 16 is prepared with a layer of photoresist 20 or other similar material that is compatible with plasma-etching techniques.
- the discussion herein should not be interpreted to limit the substrate material that can be used in the invention.
- Preparation of the child wafer 16 with photoresist 20 may include spin, spray or sheet based photoresist wafer preparation.
- the photoresist layer 20 will later aid in the etching of a pattern in the child wafer 16 .
- a thin film of photoresist 20 is applied to the child wafer 16 .
- An example of applying photoresist 20 entails placing a drop of liquid photoresist 20 onto a silicon wafer, then rapidly spinning the wafer to achieve a uniform thin coating of photoresist on the surface of the substrate.
- the photoresist 20 is then exposed to ultraviolet light through a gray scale mask.
- the photoresist 20 is then developed using known methods to produce an impression of the desired workpiece in the photoresist layer.
- the developed photoresist is then treated with ICP-machining or, alternately, by RIE followed by ICP-machining.
- the sheet-based process may be preferable as it appears to offer the most uniform and consistent layer thickness.
- a polyimide-based material is desirable due to its inherent “toughness” during the plasma-etch process. This allows the power and gas flow in the etcher to be increased, which tends to reduce the non-uniformities in the etch process.
- Other material which may have similar properties are epoxies, SU-8, etc.
- the electroformed nickel mold 18 shape is then transferred into the photoresist 20 or like material by direct contact, i.e. by compression molding, of the mold 18 and child wafer 16 .
- the mold 18 and wafer 16 are then separated.
- the mold 18 shape can also be transferred to the photoresist 20 by loading the mold 18 into a vacuum-press (not shown) and evacuating the air from between the child wafer 16 and the mold 18 .
- the child wafer 16 is now ready for standard plasma etching techniques, for example.
- process gases For standard RIE etching of grayscale photoresist structures, the choice of process gases is dependent on the material being etched. For silicon, SF 6 and O 2 are typically used, although other gases can and are used depending of the application. Other process gases used include, but are not limited to CF 4 and CHF 3 , which can also be mixed with O 2 . The variation of process parameters allows a desired selectivity for the etch. Selectivity is defined as the etch rate of the photoresist versus the etch rate of the substrate.
- the ICP-machining method permits an etching rate of between 2 and 20 ⁇ m/min and a polymer layer that can be an approximately 50 nm thick TEFLON-like polymer (polytetrafluoroethylene-like polymer) layer.
- the polymerization step can be performed using a mixture of Ar and CHF 3 .
- the etching step can be performed for a sufficient duration to attain an etching depth of approximately 2-3 ⁇ m.
- the ICP-machining method uses a plasma that can be generated using microwave energy at outputs between 300 and 1200W (2.45 GHz). During the etching steps, an ion bombardment with energies between 5 and 30 eV can be used so as to have the structure base completely free form deposits from the plasma.
- each child wafer 16 has exactly the same photoresist shape as each and every other child wafer thereafter manufactured.
- the advantage of having identical child wafers is the elimination of photoresist outcome variations that are commonly associated with spin, expose and develop processes.
- the child wafer 16 can be dry etched, wet etched, or milled with standard process technology and the outcomes are solely dependent upon the etch process parameters.
- the master wafer 10 may be made so as to compensate for photoresist (or photoresist-like) selectivity and plasma etch lead/lag characteristics.
- the objective for the master wafer 10 is to be able to incorporate all fixed error compensation required to yield an ideal etched child.
- the process for creating an analog replica of a master wafer is illustrated.
- the process starts at step 30 wherein a master wafer is created using standard gray scale techniques.
- the process creates a mold of the master wafer by electroforming a layer of material onto the mater wafer.
- a child wafer is prepared with a layer of photoresist. Then, at step 36 , the mold shape is transferred to the photoresist. At step 38 , the mold is separated from the wafer. Then, at step 40 , the child wafer is etched. Then the process ends.
Abstract
A master wafer is replicated by creating a mold by plating a nickel electroform on a surface of a silicon wafer. Thereafter, a child wafer is prepared with a layer of photoresist or similar material that is compatible with plasma-etching techniques. Thereafter, the mold shape is transferred to the photoresist through compression molding, thereafter the child wafer is etched.
Description
- 1. Field of the Invention
- This invention relates generally to a replication technique for use in reproducing surface contours in devices, such as microdevices. Specifically, the present invention is directed to a method of making a master wafer whereby the master wafer is replicated and used to produce hi-fidelity copies.
- 2. Description of Related Art
- Conventional gray scale etching processes enable the creation of various shapes and curves, both symmetric and asymmetric, thereby lending itself well for the use in fabrication of micro-optical systems. Traditional binary optics, such as RIE (Reactive Ion Etching) and DRIE (Deep Reactive Ion Etching) utilizes step etches which are used to approximate a smooth curve. However, gray scale etching processes can actually create smooth curves such as smooth ramps, lens, torroids, turbo machines, gears, and other complex shapes.
- The utilization of gray scale optics in the formation of products such as microlenses is typified in U.S. Pat. No. 5,310,623 to Gal., for example. In particular, the Gal patent pertains to a microlens replica formed in the photoresist material with a gray scale mask of a selected wavelength (usually in the UV), and the material replica is subsequently used to reproduce the replica directly in the substrate by differential ion milling.
- Differential ion milling entails shooting a stream of argon atoms at the substrate, which is often considered to be analogous to sandblasting. As a result, differential ion milling is amenable to the formation of curved micro-structures. However, differential ion milling has the disadvantage of not being able to readily perform the deep etching necessary to form the structures necessary for micro-lenses or turbine rotors.
- Standard gray scale techniques, such as that of Gal, allow the etching of shallow (<100 μm) structures, but have the disadvantage of needing thick layers of photoresist, wherein approximately 20 μm layer of photoresist is required to produce a 100 μm structure, for example.
- The gray scale lithography process may also be used to produce improved molds for producing micro-optical elements. The gray scale lithography process offers smoother curves and more flexibility in the heights and depths that may be formed in the substrate than those offered by conventional techniques.
- Consequently, the optical elements produced by this process also exhibit improved characteristics both in surface finish and other characteristics of the finished optical elements.
- The gray scale lithography process uses a gray scale mask to pattern a photoresist on a substrate, which is subsequently etched to form curved shapes. Patterning the photoresist to form a photomask layer can be performed using a single gray scale mask. Alternatively, patterning the photoresist to produce a variable thickness photomask layer can be accomplished by exposure with 2 gray scale masks.
- By using an appropriate pattern, an exposure in a photoresist material can be created which will cause the height of the processed photoresist material to replicate the height of the desired workpiece. The exposed photoresist can then be processed using known methods to produce an impression of the desired pattern in the developed photoresist. Alternatively, the patterned photoresist itself can be the final product.
- The image impression in the photoresist is produced by exposing the photoresist material to light of a selected wavelength through the gray scale mask, transmitted through openings in the exposure mask for a selected time period. The light is usually ultraviolet light. The exposed photoresist material is subsequently processed to procure the desired object on a substrate material using an etching method such as RIE (Reactive Ion Etching) or DRIE (Deep Reactive Ion Etching).
- Gray scale mask technologies, including the half tone process, the modulated exposure masking technique and Canyon Material's High Energy Beam Sensitive (HEBS) glass, can be used to imprint the photoresist. These techniques partially expose a photosensitive material to achieve a desired structure. Photosensitive materials include, but are not limited to, photoresist and PMMA (polymethyl methacrylate) materials. When using HEBS, the glass itself is photosensitive.
- High Energy Beam Sensitive (HEBS) glass is a one step fabrication of a gray level mask. The exposure of this gray level mask is done using an e-beam writing tool. The e-beam writing tool software is used to support mask making and direct write-on resist approaches for the fabrication of diffractive optical elements (DOEs). The so-generated gray level mask is usable in an optical exposure tool (e.g., a G-line stepper, or a contact printer) to mass fabricate resist profiles.
- Using the HEBS-glass gray level mask fabrication and a following optical exposure, alignment errors are possibly avoided, since the mask is written in a single step using different electron beam dosages to generate gray levels. Instead of fabricating of a set of five binary masks with all the involved resist processing and wet etching, only a single writing step without any resist processing is used. This single mask then contains all the necessary information previously contained in a set of five binary chrome masks.
- After the HEBS gray level mask is fabricated a series of single exposures in a step-and-repeat system can generate hundreds of DOEs on the same wafer. This wafer can then be processed to transfer the DOE structure of a large number of different elements into the substrate. Since the complete DOE structure is transferred into the substrate there is no need for a resist stripping step after the etching process. After dicing the wafer, many of monolithic multilevel DOEs have been generated.
- However, there are at least two main sources of errors that plague the surface profile of structures, in photosensitive materials, resulting from a gray scale or analog lithography process.
- The first source of error arises from general roughness in the surface of the photosensitive material. This error may be caused by the slight variations in the dose of the writing tool, usually an electron beam (e-beam) or laser. In the case of the half tone process, the chosen pixel shape scheme may cause this error. The period of oscillation for the general roughness error is typically on the order of 10 microns.
- The second source error is the stitching error, i.e., it is geometric and is induced by slight variations in the positioning and size of the writing tool. Stitching error is due to slight inaccuracies of the stage and field of the writing tool. The stage of the writing tool refers to the horizontal sweep, wherein slight variation in the positioning of the horizontal line results in stitching error. The field refers to the width of the writing line, wherein variation in the width of the writing line also results in stitching error. The stitching error is of low frequency period and manifests itself in the slight vertical lines in the surface
- In other situations, typically, several wafers are used in order to develop a manufacturing process usable to obtain desired surface characteristics on a series of wafers, including a desired surface shape, surface roughness, wafer uniformity, focal length tolerance, etc. However, once a first wafer is processed, only the general parameters for the process are established. As a drift occurs in the process, i.e., as a result of etching, the parameters must be re-adjusted to compensate for the drift. This requires that several more wafers be processed to determine the new parameters and produce objects with the desired features.
- Unfortunately, the patterning process also drifts and the associated parameters must be adjusted to compensate for this drift. The combination of etching and patterning process variants unfortunately translates into extremely low yield. For this reason, for customers requiring high-volume, the issues of cost, consistency, and quality become significant.
- Hence, there is a need to provide a first wafer that meets all requirements and designate such a wafer as a “master” whereby the master wafer will be replicated and used to produce copies.
- The present invention has been developed with the view toward substantially reducing the need to adjust parameters related to a drift in the associated processes. The present invention is therefore directed to a method of creating analog replicas of a master wafer whereby the master wafer meets all requirements. Thereafter, the master wafer is used to make high-fidelity copies, i.e., child wafers.
- It is an object of the present invention to provide analog replication techniques using photoresist. The photoresist can be a positive or negative photoresist. The positive photoresist material can be a novalak or phenyl-formaldehyde resin. The negative photoresist materiel can be a polyimide. Epoxy based negative resists have been used in MEMS processing. A preferred photoresist is a positive novalak photoresist or similar material that is compatible with plasma-etching techniques. The specific type of photoresist is selected for, among other characteristics, the desired depth of the photoresist layer. Other suitable materials may be substituted and the discussion herein should not be interpreted to limit the invention.
- It is further an object of the present invention to create replicated structures on a wafer level. The substrate material used for the wafer is preferably silicon. However, the substrate may be selected from any number of materials, which can be silicon, GaAs, plastic, glass, quartz, ceramics or metals such Cu, Al and Ge. Other suitable materials may be substituted and the discussion herein should not be interpreted to limit the invention.
- These and other objects may be realized by a method of making an analog replica of a master wafer including the steps of creating a mold by electroforming a layer of material on the surface of a substrate, preparing a child wafer with a layer of photoresist, transferring the mold shape to the photoresist, separating the mold from the child wafer, and etching the child wafer.
- The electroforming step includes electroforming a layer of nickel on the surface of the substrate. The electroformed nickel thereafter acting as a mold of the master wafer.
- The method of making an analog replica of a master can further include applying a release-aid layer prior to electroforming, if necessary, for allowing the master wafer to easily separate from the nickel electroform.
- Once the mold and child wafer are separated, the method includes applying standard plasma etching techniques to the child wafer. Preferably, each child wafer is produced using the mold so that each child wafer has exactly the same photoresist shape as each other child wafer.
- Exemplary embodiments of the invention will be described in detail, with reference to the following figures, wherein:
-
FIG. 1 illustrates the replication process in accordance with the systems and methods of the present invention; -
FIG. 2 illustrates the different types of surface shapes of the master wafer; and -
FIG. 3 illustrates a flow chart of the operations performed to replicate a wafer according to one embodiment of the present invention. - For a general understanding of the features of the present invention, references is made to the drawings, wherein like reference numerals have been used throughout to identify identical or similar elements. While the present invention will be described in terms of an illustrative embodiment or embodiments, it will be understood that the invention is adaptable to a variety of analog replication techniques, such that the present invention is not necessarily limited to the particular embodiment or embodiments shown and described herein. To the contrary, the following description is intended to cover all alternatives, modification, and equivalents, as may be included within the spirit and scope of the invention.
- In an exemplary embodiment of the master wafer replication technique, as shown in
FIG. 1 , initially amaster wafer 10 is formed using MEMS Optical standard gray scale techniques, for example. However, other types of techniques for making MEMS may also be used, such as binary techniques and holograph techniques. However, standard gray scale techniques allow the etching of shallow curved structures of a magnitude of less than 100 μm using an etch method such as ion milling with argon. - In addition, Gray scale photolithography techniques which is typified by U.S. Pat. Nos. 5,482,800 and 5,310,623 to Gal uses a single pixel exposure mask subdivided into subpixels. Each subpixel is in turn subdivided into gray scale resolution elements. A typical pixel can be 80 μm on each side, each subpixel can be 2 μm on each side, and each gray scale resolution element can be 0.2 μm on each side. The exposing light is uv light of 0.3 μm wavelength. The resolution elements can be arranged in groups so as to enable a full wavelength of the uv light to pass through an opening formed by the aligned resolution elements. Infrared light exposure is used with a 128 shade gray scale. However, uv light is preferably used with a 9000 shade gray scale.
- Thereafter, patterning the photoresist to form a photomask layer can be performed using a single gray scale mask. Alternatively, patterning the photoresist to produce a variable thickness photomask layer can be accomplished by exposing with 2 or more gray scale masks.
- By using an appropriate pattern, an exposure in a photoresist material can be created which will cause the height of the processed photoresist material to replicate the height of the desired workpiece. The exposed photoresist can then be processed by developing using known methods to produce an impression of the desired pattern in the developed photoresist.
- The image is produced by exposing the photoresist material to light of a selected wavelength through the gray scale mask, transmitted through openings in the exposure mask for a selected time period. The light is usually ultraviolet light. The exposed photoresist material is subsequently processed to procure the desired object on a substrate material using an etching method such as ICP-machining or RIE/ICP-machining.
- For standard RIE etching of grayscale photoresist structures, the choice of process gases is dependent on the material being etched. For silicon, SF6 and O2 are typically used, although other gases can and are used depending of the application. Other process gases used include, but are not limited to CF4 and CHF3, which can also be mixed with O2. The variation of process parameters allows a desired selectivity for the etch. Selectivity is defined as the etch rate of the photoresist versus the etch rate of the substrate. The ICP-machining method permits an etching rate of between 2 and 20 μm/min and a polymer layer that can be an approximately 50 nm thick TEFLON-like polymer (polytetrafluoroethylene-like polymer) layer. The polymerization step can be performed using a mixture of Ar and CHF3. The etching step can be performed for a sufficient duration to attain an etching depth of approximately 2-3 μm. The ICP-machining method uses a plasma that can be generated using microwave energy at outputs between 300 and 1200W (2.45 GHz). During the etching steps, an ion bombardment with energies between 5 and 30 eV can be used so as to have the structure base completely free form deposits from the plasma.
- Once the
master wafer 10 is formed, the method of the present invention fabricates amold 18 that is used to replicate the master wafer. For example, using themaster wafer 10 formed by standard gray scale techniques, for example, themaster wafer 10 is electroformed 17 using nickel or copper or any other suitable metallic material to a sufficient thickness. The electroforming process can either include using avoltage source 12 connected to anickel source 14 and themaster wafer 10 wherein nickel is electroformed onto the surface of themaster wafer 10 or by immersing (not shown) themaster wafer 10 into a tank of dielectric solution wherein a current is ran through a connected anode or cathode and the desired metal is plated onto the master wafer. The electroforming process can also be substituted by a standard metal coating procedure, a low pressure metal evaporation procedure, or any other similar techniques. - The
nickel source 14 works to produce a layer of nickel on the surface of themaster wafer 10. The area where the nickel first touches themaster wafer 10 forms the shape exhibited by themaster wafer 10. The processes set forth in the present application is appropriate for amaster wafer 10 having surface shapes including any of a convex, a concave, linear slopes, and binary step structures and any combination of these fundamental structures, as shown inFIG. 2 . - However, if an additional layer is required for allowing the
master wafer 10 to easily separate from thenickel electroform 18, this additional release-aid layer 9 should be applied before the electroform process. - Examples of such release-aid layers that can be used in the process include any metal that would have poor adhesion to the silicon, such as gold, or a standard mold-release, such as Teflon.
- However, if the release-aid layer 9 is made of a metal, other metals can be deposited on top of the release-aid layer in order to improve the adhesion of the release-aid layer 9 to the
nickel electroform 18. In any case, the release-aid layer 9 should be chosen so as to minimize any replication errors, such as increased surface roughness or other undesirable effects. - While the nickel is being electroformed 17, the stress of the nickel layer on the
master wafer 10 can be monitored and controlled (not shown) in order to provide near-zero residual bulk stress in the nickel layer. The monitoring and controlling will allow theelectroformed nickel mold 18 to keep its gross shape once released from themaster wafer 10. Monitoring and controlling of the stress of the nickel layer can be accomplished externally by using any commercially available stress monitoring process currently being used by electroformers. - Once the electroforming process is completed and the
electroformed nickel mold 18 is fabricated, themold 18 is used to create replicas of themaster wafer 10. - In creating replicas of the
master wafer 10, first achild wafer 16 is prepared with a layer ofphotoresist 20 or other similar material that is compatible with plasma-etching techniques. The child wafer can be made of any substrate material which typically undergo etching. Typical substrate materials to be etched include, Silicon (transmission band 1100 nm-6,000 nm, refractive index=3.5), Fused silica (transmission band 190 nm-4,000 nm, refractive index=1.4), Gallium phosphide (transmission band 580 nm-1,600 nm, refractive index=3.1), Plastics (transmission band 400 nm to 1,600 nm, refractive index=1.4-1.6), Germanium (transmission band 2,000 nm-19,000 nm, refractive index=4.0), and Zinc Selenide (transmission band 700 nm-17,000 nm, refractive index=2.4). The discussion herein should not be interpreted to limit the substrate material that can be used in the invention. - Preparation of the
child wafer 16 withphotoresist 20 may include spin, spray or sheet based photoresist wafer preparation. Thephotoresist layer 20 will later aid in the etching of a pattern in thechild wafer 16. In other words, a thin film ofphotoresist 20 is applied to thechild wafer 16. An example of applyingphotoresist 20 entails placing a drop ofliquid photoresist 20 onto a silicon wafer, then rapidly spinning the wafer to achieve a uniform thin coating of photoresist on the surface of the substrate. Thephotoresist 20 is then exposed to ultraviolet light through a gray scale mask. Thephotoresist 20 is then developed using known methods to produce an impression of the desired workpiece in the photoresist layer. The developed photoresist is then treated with ICP-machining or, alternately, by RIE followed by ICP-machining. The sheet-based process may be preferable as it appears to offer the most uniform and consistent layer thickness. - For the
photoresist 20, a polyimide-based material is desirable due to its inherent “toughness” during the plasma-etch process. This allows the power and gas flow in the etcher to be increased, which tends to reduce the non-uniformities in the etch process. Other material which may have similar properties are epoxies, SU-8, etc. - Once the
child wafer 16 is prepared, theelectroformed nickel mold 18 shape is then transferred into thephotoresist 20 or like material by direct contact, i.e. by compression molding, of themold 18 andchild wafer 16. Themold 18 andwafer 16 are then separated. Themold 18 shape can also be transferred to thephotoresist 20 by loading themold 18 into a vacuum-press (not shown) and evacuating the air from between thechild wafer 16 and themold 18. - Once the mold shape is transferred to the
photoresist 20, thechild wafer 16 is now ready for standard plasma etching techniques, for example. For standard RIE etching of grayscale photoresist structures, the choice of process gases is dependent on the material being etched. For silicon, SF6 and O2 are typically used, although other gases can and are used depending of the application. Other process gases used include, but are not limited to CF4 and CHF3, which can also be mixed with O2. The variation of process parameters allows a desired selectivity for the etch. Selectivity is defined as the etch rate of the photoresist versus the etch rate of the substrate. The ICP-machining method permits an etching rate of between 2 and 20 μm/min and a polymer layer that can be an approximately 50 nm thick TEFLON-like polymer (polytetrafluoroethylene-like polymer) layer. The polymerization step can be performed using a mixture of Ar and CHF3. The etching step can be performed for a sufficient duration to attain an etching depth of approximately 2-3 μm. The ICP-machining method uses a plasma that can be generated using microwave energy at outputs between 300 and 1200W (2.45 GHz). During the etching steps, an ion bombardment with energies between 5 and 30 eV can be used so as to have the structure base completely free form deposits from the plasma. - Through the above mention method, each
child wafer 16 has exactly the same photoresist shape as each and every other child wafer thereafter manufactured. The advantage of having identical child wafers is the elimination of photoresist outcome variations that are commonly associated with spin, expose and develop processes. In any case, thechild wafer 16 can be dry etched, wet etched, or milled with standard process technology and the outcomes are solely dependent upon the etch process parameters. - Initially, the
master wafer 10 may be made so as to compensate for photoresist (or photoresist-like) selectivity and plasma etch lead/lag characteristics. The objective for themaster wafer 10 is to be able to incorporate all fixed error compensation required to yield an ideal etched child. - With reference to
FIG. 3 , the process for creating an analog replica of a master wafer is illustrated. The process starts atstep 30 wherein a master wafer is created using standard gray scale techniques. Then, atstep 32, the process creates a mold of the master wafer by electroforming a layer of material onto the mater wafer. - At
step 34, a child wafer is prepared with a layer of photoresist. Then, atstep 36, the mold shape is transferred to the photoresist. Atstep 38, the mold is separated from the wafer. Then, atstep 40, the child wafer is etched. Then the process ends. - Although preferred embodiments of the present invention have been described in detail herein, it should be understood that many variations and/or modifications of the inventive concepts herein taught still fall within the spirit and scope of the present invention.
Claims (13)
1. A method of making a master mold for use in forming micro-optical elements comprising:
depositing a release-aid layer on a substrate, the substrate having micro-elements etched into a surface of the substrate, where the release-aid layer maintains a shape of the micro-optical elements, the micro-elements having curved surfaces;
electroforming metal on the release-aid layer; and
removing the metal from the release-aid layer, where the metal has an imprint of the micro-optical elements, the removed metal forming the master mold.
2. The method of claim 1 , wherein the micro-elements are etched using a gray scale technique.
3. The method of claim 1 , wherein the metal is nickel.
4. The method of claim 1 , further comprising:
depositing a backing material onto the metal prior to the removing the metal step, wherein the removing the metal step removes the metal and backing material.
5. The method of claim 1 , wherein the release-aid layer is one of gold and Teflon.
6. The method of claim 1 , further comprising:
depositing an additional layer between the release layer and the electroformed metal.
7. The method of claim 6 , wherein the additional layer is a metal layer.
8. A method of making micro-elements comprising:
depositing photoresist on a substrate;
developing the photoresist using UV light;
pressing a master mold into the developed photoresist;
removing the master mold from the photoresist leaving an imprint of micro-elements in the photoresist; and
etching the photoresist and the substrate forming a copy of the micro-elements in the substrate, where the micro-elements have curved surfaces.
9. The method of claim 8 wherein, the master mold is formed by gray scale etching.
10. The method of claim 8 , wherein the micro-optical elements have sizes greater than 1 μm.
11. The method of claim 8 , wherein the photoresist is a negative photoresist.
12. The method of claim 8 , wherein the photoresist material is a polyimide-based material.
13. The method of claim 8 , wherein the photoresist material is one of novalak and a phenyl-formaldehyde resin.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/072,227 US20050147925A1 (en) | 2002-04-05 | 2005-03-07 | System and method for analog replication of microdevices having a desired surface contour |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/115,992 US6875695B2 (en) | 2002-04-05 | 2002-04-05 | System and method for analog replication of microdevices having a desired surface contour |
US11/072,227 US20050147925A1 (en) | 2002-04-05 | 2005-03-07 | System and method for analog replication of microdevices having a desired surface contour |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/115,992 Division US6875695B2 (en) | 2002-04-05 | 2002-04-05 | System and method for analog replication of microdevices having a desired surface contour |
Publications (1)
Publication Number | Publication Date |
---|---|
US20050147925A1 true US20050147925A1 (en) | 2005-07-07 |
Family
ID=28673875
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/115,992 Expired - Lifetime US6875695B2 (en) | 2002-04-05 | 2002-04-05 | System and method for analog replication of microdevices having a desired surface contour |
US11/072,227 Abandoned US20050147925A1 (en) | 2002-04-05 | 2005-03-07 | System and method for analog replication of microdevices having a desired surface contour |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/115,992 Expired - Lifetime US6875695B2 (en) | 2002-04-05 | 2002-04-05 | System and method for analog replication of microdevices having a desired surface contour |
Country Status (1)
Country | Link |
---|---|
US (2) | US6875695B2 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050152632A1 (en) * | 2004-01-13 | 2005-07-14 | Dabby Franklin W. | System for and method of manufacturing optical/electronic integrated circuits |
SG134178A1 (en) * | 2006-01-09 | 2007-08-29 | Agency Science Tech & Res | Microstructure formation technique |
US20080086877A1 (en) * | 2006-10-12 | 2008-04-17 | Samsung Electro-Mechanics Co., Ltd. | Manufacturing method for imprinting stamper |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050133479A1 (en) * | 2003-12-19 | 2005-06-23 | Youngner Dan W. | Equipment and process for creating a custom sloped etch in a substrate |
US8268538B2 (en) * | 2004-08-31 | 2012-09-18 | Taiwan Tft Lcd Association | Method for producing a thin film transistor |
US8377361B2 (en) * | 2006-11-28 | 2013-02-19 | Wei Zhang | Imprint lithography with improved substrate/mold separation |
US7920329B2 (en) * | 2008-06-20 | 2011-04-05 | Aptina Imaging Corporation | Embedded lens for achromatic wafer-level optical module and methods of forming the same |
US7710667B2 (en) * | 2008-06-25 | 2010-05-04 | Aptina Imaging Corp. | Imaging module with symmetrical lens system and method of manufacture |
US7773317B2 (en) * | 2008-07-01 | 2010-08-10 | Aptina Imaging Corp. | Lens system with symmetrical optics |
JP2010225260A (en) * | 2009-02-24 | 2010-10-07 | Fujifilm Corp | Mold and method for producing the same |
US8099024B2 (en) * | 2009-03-13 | 2012-01-17 | Eastman Kodak Company | Systems and methods of producing gradient index optics by sequential printing of toners having different indices of refraction |
CN109722666A (en) * | 2017-10-31 | 2019-05-07 | 香港科技大学 | The preparation method and metallic film mold intermediate of metallic film mold with surface micro-nano structure |
US20220390839A1 (en) * | 2021-06-03 | 2022-12-08 | Viavi Solutions Inc. | Method of replicating a microstructure pattern |
Citations (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4845310A (en) * | 1987-04-28 | 1989-07-04 | Ppg Industries, Inc. | Electroformed patterns for curved shapes |
US5310623A (en) * | 1992-11-27 | 1994-05-10 | Lockheed Missiles & Space Company, Inc. | Method for fabricating microlenses |
US5512131A (en) * | 1993-10-04 | 1996-04-30 | President And Fellows Of Harvard College | Formation of microstamped patterns on surfaces and derivative articles |
US5575878A (en) * | 1994-11-30 | 1996-11-19 | Honeywell Inc. | Method for making surface relief profilers |
US5772905A (en) * | 1995-11-15 | 1998-06-30 | Regents Of The University Of Minnesota | Nanoimprint lithography |
US5837156A (en) * | 1994-04-21 | 1998-11-17 | Cumming; J. Stuart | Methods of fabricating intraocular lenses and lens molds |
US6027595A (en) * | 1998-07-02 | 2000-02-22 | Samsung Electronics Co., Ltd. | Method of making optical replicas by stamping in photoresist and replicas formed thereby |
US6277666B1 (en) * | 1999-06-24 | 2001-08-21 | Honeywell Inc. | Precisely defined microelectromechanical structures and associated fabrication methods |
US6288998B1 (en) * | 1998-03-13 | 2001-09-11 | Kabushiki Kaisha Toshiba | Optical disk and manufacturing method of original optical disk |
US6309580B1 (en) * | 1995-11-15 | 2001-10-30 | Regents Of The University Of Minnesota | Release surfaces, particularly for use in nanoimprint lithography |
US6410213B1 (en) * | 1998-06-09 | 2002-06-25 | Corning Incorporated | Method for making optical microstructures having profile heights exceeding fifteen microns |
US20030064521A1 (en) * | 2001-09-28 | 2003-04-03 | Zhijian Lu | Method for ending point detection during etching process |
US6555327B1 (en) * | 1998-08-28 | 2003-04-29 | Canag Diagnostics Ab | Monoclonal antibodies against S100 |
US20030086178A1 (en) * | 2001-11-02 | 2003-05-08 | Joachim Bunkenburg | Methods and apparatus for making optical devices including microlens arrays |
US6641767B2 (en) * | 2000-03-10 | 2003-11-04 | 3M Innovative Properties Company | Methods for replication, replicated articles, and replication tools |
US6671034B1 (en) * | 1998-04-30 | 2003-12-30 | Ebara Corporation | Microfabrication of pattern imprinting |
US6892002B2 (en) * | 2001-03-29 | 2005-05-10 | Ibsen Photonics A/S | Stacked planar integrated optics and tool for fabricating same |
US20050181629A1 (en) * | 2003-09-08 | 2005-08-18 | Anand Jagota | Fibrillar microstructure and processes for the production thereof |
US20050194351A1 (en) * | 2004-02-20 | 2005-09-08 | Hon Hai Precision Industry Co., Ltd. | Method for fabricating a light guide plate |
US6977052B1 (en) * | 2002-01-18 | 2005-12-20 | Imation Corp | Check disk for optical data storage disk manufacturing |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2004523881A (en) * | 2000-09-27 | 2004-08-05 | ニューピーツー・インコーポレイテッド | Manufacture of semiconductor devices |
-
2002
- 2002-04-05 US US10/115,992 patent/US6875695B2/en not_active Expired - Lifetime
-
2005
- 2005-03-07 US US11/072,227 patent/US20050147925A1/en not_active Abandoned
Patent Citations (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4845310A (en) * | 1987-04-28 | 1989-07-04 | Ppg Industries, Inc. | Electroformed patterns for curved shapes |
US5310623A (en) * | 1992-11-27 | 1994-05-10 | Lockheed Missiles & Space Company, Inc. | Method for fabricating microlenses |
US5512131A (en) * | 1993-10-04 | 1996-04-30 | President And Fellows Of Harvard College | Formation of microstamped patterns on surfaces and derivative articles |
US5837156A (en) * | 1994-04-21 | 1998-11-17 | Cumming; J. Stuart | Methods of fabricating intraocular lenses and lens molds |
US5575878A (en) * | 1994-11-30 | 1996-11-19 | Honeywell Inc. | Method for making surface relief profilers |
US5772905A (en) * | 1995-11-15 | 1998-06-30 | Regents Of The University Of Minnesota | Nanoimprint lithography |
US6309580B1 (en) * | 1995-11-15 | 2001-10-30 | Regents Of The University Of Minnesota | Release surfaces, particularly for use in nanoimprint lithography |
US6288998B1 (en) * | 1998-03-13 | 2001-09-11 | Kabushiki Kaisha Toshiba | Optical disk and manufacturing method of original optical disk |
US6671034B1 (en) * | 1998-04-30 | 2003-12-30 | Ebara Corporation | Microfabrication of pattern imprinting |
US6410213B1 (en) * | 1998-06-09 | 2002-06-25 | Corning Incorporated | Method for making optical microstructures having profile heights exceeding fifteen microns |
US6027595A (en) * | 1998-07-02 | 2000-02-22 | Samsung Electronics Co., Ltd. | Method of making optical replicas by stamping in photoresist and replicas formed thereby |
US6555327B1 (en) * | 1998-08-28 | 2003-04-29 | Canag Diagnostics Ab | Monoclonal antibodies against S100 |
US6277666B1 (en) * | 1999-06-24 | 2001-08-21 | Honeywell Inc. | Precisely defined microelectromechanical structures and associated fabrication methods |
US6641767B2 (en) * | 2000-03-10 | 2003-11-04 | 3M Innovative Properties Company | Methods for replication, replicated articles, and replication tools |
US6892002B2 (en) * | 2001-03-29 | 2005-05-10 | Ibsen Photonics A/S | Stacked planar integrated optics and tool for fabricating same |
US20030064521A1 (en) * | 2001-09-28 | 2003-04-03 | Zhijian Lu | Method for ending point detection during etching process |
US20030086178A1 (en) * | 2001-11-02 | 2003-05-08 | Joachim Bunkenburg | Methods and apparatus for making optical devices including microlens arrays |
US6977052B1 (en) * | 2002-01-18 | 2005-12-20 | Imation Corp | Check disk for optical data storage disk manufacturing |
US20050181629A1 (en) * | 2003-09-08 | 2005-08-18 | Anand Jagota | Fibrillar microstructure and processes for the production thereof |
US20050194351A1 (en) * | 2004-02-20 | 2005-09-08 | Hon Hai Precision Industry Co., Ltd. | Method for fabricating a light guide plate |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050152632A1 (en) * | 2004-01-13 | 2005-07-14 | Dabby Franklin W. | System for and method of manufacturing optical/electronic integrated circuits |
US7292745B2 (en) * | 2004-01-13 | 2007-11-06 | Franklin W. Dabby | System for and method of manufacturing optical/electronic integrated circuits |
SG134178A1 (en) * | 2006-01-09 | 2007-08-29 | Agency Science Tech & Res | Microstructure formation technique |
US20080086877A1 (en) * | 2006-10-12 | 2008-04-17 | Samsung Electro-Mechanics Co., Ltd. | Manufacturing method for imprinting stamper |
US7644496B2 (en) * | 2006-10-12 | 2010-01-12 | Samsung Electro-Mechanics Co., Ltd. | Manufacturing method for imprinting stamper |
Also Published As
Publication number | Publication date |
---|---|
US6875695B2 (en) | 2005-04-05 |
US20030190803A1 (en) | 2003-10-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20050147925A1 (en) | System and method for analog replication of microdevices having a desired surface contour | |
US6027595A (en) | Method of making optical replicas by stamping in photoresist and replicas formed thereby | |
US4512848A (en) | Procedure for fabrication of microstructures over large areas using physical replication | |
US20050162733A1 (en) | Method of fabricating diffractive lens array and UV dispenser used therein | |
EP2627605B1 (en) | Process for producing highly ordered nanopillar or nanohole structures on large areas | |
JP4641835B2 (en) | Method of manufacturing phase shifter optical element and element obtained | |
JP2004310077A (en) | Method for manufacturing microlens, microlens and exposure device | |
US20030209819A1 (en) | Process for making micro-optical elements from a gray scale etched master mold | |
JP3611613B2 (en) | Three-dimensional shape forming method, three-dimensional structure formed by the method, and press mold | |
Stern | Pattern transfer for diffractive and refractive microoptics | |
US20080206682A1 (en) | Fabrication method of micro-lens and fabrication method of master for micro-lens | |
JP4899638B2 (en) | Mold manufacturing method | |
KR20130039477A (en) | Manufacturing method of mold for nanolens array and manufacturing method of nanolens array using mold manufactured by the same | |
CN113740942A (en) | Micro-lens array grating and preparation method and application thereof | |
KR100701355B1 (en) | Fabrication method of micro lens array and stamper for duplicating micro lens array | |
JP2002116315A (en) | Manufacturing method for micro optical element | |
JP2001296416A (en) | Method for manufacturing device or method for manufacturing diffraction optical device, and die for manufacture of diffraction optical device, diffraction optical device and optical system such as optical appliance by that method for manufacturing diffraction optical device | |
JPH1130711A (en) | Diffraction optical element and its manufacture, and optical equipment | |
JPS62161532A (en) | Manufacture of plastic lens and so on | |
JPS6144628A (en) | Preparation of fresnel microlens | |
JP3165167B2 (en) | Micro lens and manufacturing method thereof | |
US20240111076A1 (en) | Optical metastructures having meta-atoms composed of a high refractive index material | |
JPS62161533A (en) | Manufacture of plastic lens and so on | |
JP6802969B2 (en) | Template manufacturing method and template | |
US20040247692A1 (en) | Method for fabricating aspherical lens |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- AFTER EXAMINER'S ANSWER OR BOARD OF APPEALS DECISION |