TWI364793B - Package structure for integrated circuit device and method of the same - Google Patents
Package structure for integrated circuit device and method of the same Download PDFInfo
- Publication number
- TWI364793B TWI364793B TW096116302A TW96116302A TWI364793B TW I364793 B TWI364793 B TW I364793B TW 096116302 A TW096116302 A TW 096116302A TW 96116302 A TW96116302 A TW 96116302A TW I364793 B TWI364793 B TW I364793B
- Authority
- TW
- Taiwan
- Prior art keywords
- metal
- conductive bump
- package structure
- combination
- integrated circuit
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3157—Partial encapsulation or coating
- H01L23/3185—Partial encapsulation or coating the coating covering also the sidewalls of the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/03—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/0502—Disposition
- H01L2224/05022—Disposition the internal layer being at least partially embedded in the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05124—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05166—Titanium [Ti] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
- H01L2224/05572—Disposition the external layer being disposed in a recess of the surface the external layer extending out of an opening
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05647—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05666—Titanium [Ti] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05671—Chromium [Cr] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05684—Tungsten [W] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/119—Methods of manufacturing bump connectors involving a specific sequence of method steps
- H01L2224/1191—Forming a passivation layer after forming the bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/12105—Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13139—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13155—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/1319—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/13198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/13199—Material of the matrix
- H01L2224/1329—Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/13198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/13298—Fillers
- H01L2224/13299—Base material
- H01L2224/133—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/1354—Coating
- H01L2224/1357—Single coating layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/1354—Coating
- H01L2224/13599—Material
- H01L2224/136—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13644—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/1354—Coating
- H01L2224/13599—Material
- H01L2224/136—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13655—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16238—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area protruding from the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00013—Fully indexed content
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01022—Titanium [Ti]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01024—Chromium [Cr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Description
13,64793 九、發明說明: 【發明所屬之技術領域】 本發«路元件封裝結觀其方法 體地關於晶圓級的積體電路元件封裝結構及其方法 叫更具 【先前技術】 -般晶圓級封裝結構之封裝材料、形成於積體電路元件上 方。則當聽完成,_成烟⑼時,碰電 無封裝材料舰。 j3til 方法,能使積體電 因此需要-種積體電路元件封裳結構及並 路元件側邊也受到保護。 ” 【發明内容】 鑑於上述需求 結構及其方㈣ 本發明之一面向提供一種封 51 ^伐、構,包含具複數個積體電路 兀件之-晶圓、至少-槽1伸金屬塾、—第—導電= 一絕緣層。至少一槽位於晶圓中, ^ 接觸至少-複數個積體電路元件。第:日日圓。延伸金屬塾電性 上。而絕緣層位於複數個積體電路元件上雜至少 1塾 絕緣層覆蓋至少-複數個積體電路元件之—側壁。θ 。、中
4MUTPAK/07002TW 1364793 前述延伸金屬墊之一材料可為鈦(Ti)、鈦鎢合金(Tiw)、鉻 (Cr)、銅(〇〇、或其組合。前述絕緣層之一材料可為環氧樹脂 (epoxy)、聚亞醯胺(polyimide)、笨并環丁烷 butane)、液晶高分子(liquid crystai p〇lymer)、或其組合。 絕緣層可藉印刷形成。 前述封裝結構可更包含一第二導電凸塊位於第—導電凸塊 上’以及-表面金屬層位於第二導電凸塊上。前述第—導電凸塊 與第二導電凸塊之至少-可包含複數個金屬顆粒與一高分子化人 物。複數個金屬顆粒可為銅⑽、錄(Νι)、銀㈤ 顆:=合。複數個金屬顆粒之一尺寸可於i至1〇微米以 •糾⑽蝴她旨(epQxy)、鳩 crystal p〇lymer )、戎 A q 之-體狐可仏少85ri5m個金__高分子化合物 印刷形成。表面金屬層之—材:導&電凸塊與第二導電凸塊可為藉 層之材料可為鎳、金、或其組合。 前述封裝結構也可更包含 金屬壁之-材料可為鎳、H或其組合於P導電凸塊上。 刖述封裝結構亦可更包含 金屬塾’位於至少—複數個積體
4MUTPAK/07002TW 6 電路元件與延伸金間,供延伸金屬墊電性接觸至少一複數個 積體電路元件。其巾延伸金屬墊之—面積A於金胁之一面積。 封震結構可更包含-保護層(passivatiQn layer),位於至少一 複數個積體電路元件與延伸金屬墊I金屬塾之—材料可為紹 (A1)。保護層之-材料可為氮氧化石夕(SiN〇)。 本發明之ϋ向提供—種封裝結構,供封裝—晶圓所具複 _積體電路树之至少―。封裝結構包含—延伸金屬塾、一第 :導電凸塊、與―絕緣層。延伸金輕紐接觸至少—複數個積 _電路几件。第—導電凸塊位於延伸金屬墊上。而絕緣層位於至 少-複數個频元件之上轉—麵上。 、 前述延伸金屬塾之—材料可為鈦、鈦鶴合金、鉻、銅 二絕緣層之-材料可為環氧樹脂、聚亞醯胺、笨并射 液阳㈣子、或其組合。絕緣層可藉印刷形成。 前述封裝結構可更包含—第二導電凸塊位於第 上,以及—表面金屬層位於第二導電凸塊上 與第二導電凸塊之至少-可包含複數個金屬顆粒與—高 物^數個金屬顆粒可為鋼、鎮、銀、金顆粒 ι 個金細w柯於Ww⑽為=
4MUTPAK/07002TW 二液㈣分子、或其組合。複數個金屬顆粒與高分子化人物 B -體積比可為至少85:15。第一導電凸塊與第二導電凸塊可二 P刷形成。表面金屬層之一材料可為鎳、金、或其組合。‘”猎 前述封裝結構也可更包含-金屬壁,位於第— 金屬壁之一材料可為鎳、銅、金、或其組合。 。 釗述封裝結構亦可更包含一金屬塾 電路元件與延伸金屬,供延伸 細固積體 穑㈣枚4轉觸至少—複數個 積體電路轉。其巾延伸金屬墊之—面積A於金屬塾之一 封襄結構可更包含__保護層,位於 M A Α β 设数個積體電路元件盥 、伸金屬墊間。金屬墊之一材料可為 /、 氧切。 ⑽保麟之—材料可m 本發明之又一面向提供一種形成一封裝結構的方法此封 、.、。構供封H騎具複數個频電路元件之至少—包含下; :驟。形成至少一槽於晶圓中,供切割晶圓。形成一延伸金屬墊 電性接觸至少-概個频f路元件。形成—第—導電凸塊約 伸金屬墊上·。形成-絕緣層於複數個顏電路元件上方與至少_
槽中。以及_至少-槽切割晶圓,以形成複數個已封襄晶片。 其中絕緣層覆蓋至少-複數個積體電路元件之一側壁。 4MUTPAK/07002TW 8 13.64793 前述形成縣結構的方法可更包含組裝至少-複數個已封裝 曰a片於|板’基板具-互聯結構。前述互聯結構之一材料可為 銲材(solder)、_ (Ag paste)、或其組合。前述基板可為二 撓性印刷電路板(flexible printed circuit,Fpc)、印刷電路 板(pHrltei circuit board,PCB)、或陶£ (cerates)基板。 前述組裝步料包含藉表㈣著㈣(―職nt η麵y ’ ®)接合至少—複數個已·“與互聯結構。 前述延伸金屬塾之-材料可為鈦、鈦鶴合金、鉻、銅、或其 組合。=絕緣層之-材料可為環氧樹脂、聚亞酿胺、苯并環丁 =:子或其組合。别獅成絕緣層於複數個積體電路 兀件上方與至槽中之步驟,可包含印刷形成—絕 個積體電路元件上方與至少一槽中。 纖 前述形紐裝結構的方法,可更包含下列步驟。形成一第二 凸第—導電凸塊上。以及形成—表面金屬層於第二導電 -第二—第r導電凸塊於延伸金料上之步驟與形成 導電凸塊且巷::第—導電凸塊上之步驟之至少-可包含形成- 金屬她與-高分子化合物。概個金屬顆粒 可於1㈣細ΓΛ、或其组合。複數個金屬顆粒之一尺寸 ”—子化合物可為環氧樹脂、液晶高分子、
4MUTPAK/07002TW 二二二複數個金屬·與高分子化合物之—體積比可為至少 -莫、成第—導電凸塊於延伸金屬墊上之步驟,與形成第 '電凸塊於第—導電凸塊上之步驟,分別可包含印刷形成第一 電凸塊於科金屬塾上,以及印卿料二導電凸塊於第一導 _凸塊上°表面金屬層之—材料可為鎳、金、或其組合。 導電成封储構的方法’也可更包含形成—金屬壁於第— 金屬壁之-材料可域、銅、金、或其組合。 一—剛述形成封裝結構的方法,亦可更包含形成—金屬塾於至小 複數個積體電路疋件與延伸金屬塾間,供延伸金屬塾電性 =少-複數個積體電路元件。其中延伸金屬墊之—面積大 t 一面積。此形成_構的方法可更包含形成—保護層於= ^複數個積體電路元件與延伸金屬細。金屬墊之 鋁。保護層之-材料可為氮氧化石夕。 广w為 說明 一為使本發明之目的與特徵更為明顯,配合所附圖式詳細 貫施例於下。 【實施方式】 構1〇〇 圖- A至1ί _面圖,麻根據本發明之軸 姓 4义、、、含
4MUTPAK/07002TW 1364793 的方法之一實施例,以及其所形成之封裝結構100。封裝結構1〇〇 供封裝一晶圓102所具複數個積體電路元件104之至少一。 首先參照圖一 A ’晶圓102具複數個積體電路元件、以及 形成其上的金屬墊108與保護層110。文後以一個積體電路元件 說明,然不限於此。此實施例包含形成至少一槽1〇6於晶圓 中此例中’槽106即劃刻線(scribe line),供之後切割晶圓 為個別晶片。 請參照圖一 B,接著形成一延伸金屬墊112,電性接觸積體電 路π件104。此實施例中,延伸金屬墊112係藉金屬墊1〇8接觸積 體電路树104’且延伸金 Π2之-面積大於金屬墊灌之一 面積’然不限於此。延伸金屬整112之一材料可為鈦、鈦鎮合金、 鉻、銅、或其級合,或任何其他可電性接觸積體電路元件⑽之 材料金屬塾1G8之-材料可為銘,或任何其他可供延伸金屬塾 112電性接觸積體電路元件104之材料。保護層110之一材料可為 氛氧化梦’雜何其他可供保護積體電路元件之材料。 々圖:c巾’形成一第—導電凸塊114於延伸金屬整112上。 第導電凸塊114可選擇性地包含複數個金屬顆粒與一高分子化 合物。複數個金屬難可為銅、錄、銀、金齡、或其組合,然
4MUTPAK/07002TW 4793 不限於此。複數個金屬顆粒之一尺寸可於丨至微米間。高分子 化合物可為環氧細旨、液晶高分子、或其組合,然不限於此。複 數個金屬顆粒與高分子化合物之一體積比可為至少85:15。形成第 -導電凸塊114於延伸金屬墊112上之步驟可為藉印刷形成。 此實施例還可選擇性地包含形成一金屬壁116於第一導電凸 塊114上。金屬壁116可增加第一導電凸塊114之導電性。金屬 壁116之-材料可為鎳、銅、金、或其組合,然不限於此。 參照圖-D’接著形成-絕緣層118 _體電路元件1〇4之上 方與槽106中。此例中,絕緣層118還形成在選擇性覆有金屬壁 116的第一導電凸塊114側邊與延伸金屬墊112上。由於槽106 鄰接積體電路元件1G4,狀後晶圓切贼_晶片時,分布於槽 106中的、絕緣層118覆蓋積體電路元件1〇4的側壁,給積體電路元 件104更全面的保護。絕緣層U8之一材料可為環氧樹脂、聚亞 醯胺、本并環丁烧、液晶高分子、或其組合,或任何其他可供保 護積體電路元件舰之材料。形成絕緣層118之步驟,可藉印刷 形成。 曰 參照圖-E,本實施例可包含移除一部份絕緣層ιΐ8,而露出 第-導電凸塊114。參照圖—F,接著形成—第二導電凸塊12:於 4MUTPAK/〇7〇〇2Xw 12 U64793 第:導電凸塊114上。以及選雜地形成一表面金屬層122於第 導电凸塊120上,而形成一封裝結構實施例1〇〇。第二 1 2Π ^ ^ 、擇性地包含複數個金屬顆粒與一高分子化合物。複數個金 屬顆粒可袖、鎳、銀、金馳、或其組合,鮮限於此 個麯顆粒之-尺寸可於i至1〇微米間。高分子化合物可為環氧 古八液日日呵刀子、或其組合’然不限於此。複數個金屬顆粒與 二子化合物之—體積比可為至少85形成第二導電凸塊⑽ 、—導電凸塊114上之步驟’可為藉印刷形成。表面金屬層⑵ =Γ為錄、金、或其組合’或任何其他可幫助物仙〇 /、其他裝置接合的材料。 如圖-G,上述封裝結_形成後,可移除至少_部份晶
°而可侧⑽__朗娜,咖沿虛線L :。而分⑽⑽巾的_118縣频槪件谢的 側壁,給積體電路元件104更全面的保護。 接著參照圖—H’已封裝晶片可組裝至—基板1基板⑽ 一互聯結構226與導線228。我們可冉4 .、t立$α 1 了再-人庄思到絕緣層118覆蓋積 體電路轉m _,給_路元件 聯結構226之-姑料可a抑 叫保》隻互 〜材 '轉、或其齡,雜何其他可 選擇性覆編細122 n㈣m與⑽
4MUTPAK/07002TW 1^64793 〇的材料。絲224可為-撓性印刷電路板、印刷電路板、或陶 究基板。^此,崎步驟可藉表面鮮技術接合已健晶片與互聯 結構226。 以上所賴為本發明之健實_,鱗㈣限定本發明之 申請專利細。凡其妹麟本料·示之精狀等效改變或 修飾,均應包含於所附申請專利範圍内。 【圓式簡單說明】 圖一 Α至Η係剖面圖,例示根據本發明之形 方法之一實施例,以及其所形成之封裝結構 成一封裝結構的 【主要元件符號說明】 100封裝結構 104積體電路元件 108金屬墊 112延伸金屬塾 116金屬壁 120第二導電凸塊 224基板 228導線 102晶圓 106槽 110保護層 114第一導電凸塊 118絕緣層 122表面金屬層 226互聯結構
4MUTPAK/07002TW
Claims (1)
- 曰修正本 '申請專利範圍: 案號:96116302 月29日修正-替換頁 一種封裝結構,包含·· —晶圓’具複數個積體電路元件; 至少—槽,位於該晶圓中,供切割該晶圓; 延伸金屬墊,電性接觸至少一該複數個積體電路元件; —第一導電凸塊,位於該延伸金屬墊上; 一第二導電凸塊,位於該第一導電凸塊上; 中; 一表面金屬層,位於該第二導電凸塊上;以及 -絕緣層,位於該複數個積體電路元件上方與該至少一槽 ”中該絕緣層覆蓋該至少—該複數個積體電路元件之一侧 導電凸塊與該第二導電凸塊之至少—包含複數個 金屬顆粒與一高分子化合物。 2. 如請求項1所述之封裝結構,更包含: 一金屬壁,位於該第—導電凸塊上。 3. 如請求項1所述之封裝結構,更包含: 一金屬塾,位於該至少— 屬塾間’供該延伸金屬塾電==個積體電路元件與該延伸金 件; 接觸邊至少一該複數個積體電路元 15 1364793 案號:96116302 其中該延伸金屬塾之-面積大於該金屬塾 100年7月29日修正-替換頁 之一面積。 4.如請求項3所述之封裝結構,更包含: -保護層’位於該至少-該複數個積體電路元件與該延伸金 屬墊間。 5.如請求項1所述之封料構,其巾該複數個金屬顆粒係銅、 錄、銀、金顆粒、或其、纟且合。 6.如明求項1所述之封裂結構,其中該複數個金屬顆粒之—尺寸 係於1至10微米間。 、 7.如請柄1所述之封裝結構,其巾該高分子化合物係環氧樹 脂、液晶高分子、或其組合。 8.如請求項1所述之封裝結構,其中該複數個金屬職與該言八 子化合物之一體積比係至少85:15。 门刀 第二導 9.如凊求項1所述之封裝結構,其中該第一導電凸塊與該 電凸塊係藉印刷形成。 ^ 1〇·如請求項1所述之封裝結構,其中該延伸金屬墊之1料係 16 案號:96116302 100年7月29曰修正-替換頁 鈦、鈦鎢合金、鉻、銅、或其組合。 U.如請求項1所述之封裳結構,其中該絕緣層之一材料係環氧樹 脂、聚亞醒胺、苯并環丁燒、液晶高分子、或其組合。 如》月求項11所述之封裝結構,其中該絕緣層係藉印刷形成。 13.如明求項1所述之封裝結構,其中該表面金屬層之一材料係 錄、金、或其組合。 K如叫求項2所述之封裝結構,其中該金屬壁之一材料係錄、 銅、金、或其組合。 • 15.如請求項3所述之封震結構,其中該金屬墊之-材料係链。 :。如請求項4所述之聰結構,其中該倾層之—材料係氮氧化 〜種封裝結構,供封裝一晶圓所具複數個積體電路元 〜結構包含: ^ 一^伸金屬塾,紐接觸該至少—該複數個積體電路元件; 第一導電凸塊,位於該延伸金屬墊上; 17 1364793 案號:96116302 年7月29曰修正-替換頁 電凸塊上; 凸塊上;以及 一第二導電凸塊,位於該第一導 一表面金屬層,位於該第二導電 一絕緣層,位於該至少一該複數個積體電路元件之上方盘一 側壁上,其中該第—導電凸塊無第二導電凸塊之至少—包含複 數個金屬顆粒與一高分子化合物。 18. 如請求項π所述之封裝結構,更包含: 一金屬壁,位於該第一導電凸塊上。 19. 如請求項π所述之封裝結構,更包含: 一金屬墊,位於該至少—該複數個碰電路元件與該延伸金 屬墊間’供該延伸金屬墊電性接觸該至少—該複數個積體電路元 件; 其中該延伸金屬墊之一面積大於該金屬墊之一面積。 2〇‘如請求項π所述之封裝結構,更包含: 一保護層,位於該至少一該複數個積體電路元件與該延伸金 屬墊間。 21.如請求項丨7所述之封裝結構,其中該複數個金屬顆粒係銅、 鎳、銀、金顆粒、或其組合。 18 1364793 案號:96116302 100年7月29曰修正-替換頁 22. 如請求項17所述之封裝結構,其中該複數個金屬 顆粒之一尺 寸係於1至1〇微米間。 23. 如請求項17所述之輯結構,其中該高分子化合物係環氧樹 脂、液晶高分子、或其組合。 八子17所奴塊結構,其愧複數個金_粒與該高 刀子化合物之一體積比係至少85:15。 门 =·如請求項Π所述之嶋構,其中該第一導電凸塊 導電凸塊係藉印刷形成。 第一 材料係 27.如明求項17所述之封裝結構,射 樹脂、聚亞醯胺、苯并環 、二、’曰之-材料係環氧 伙日日円分子、或其組合。 說如請求項丨7所述之封裝結構, 射該絕料係騎刷形成 19 〇π 茱號:9611630: 29·如請求項17所述之封 丨〇〇年7月29日修正-替換頁 鎳、金、或其組合。I。構,其帽表面金屬層之—材料係 其令該金屬壁之一材料係鎳、 如》月求項丨8所述之封裝結構, 銅、金、或其組合。 月求項I9所述之封裝結構,其中該金屬墊之一材料係紹。 月求項2〇所述之封裝結構,其中該保護層之一材料係氮氧 化石々。 種域封裝結構的方法,該封裝結構供封裝一晶圓所具複 數個積體電路元件之至少…該方法包含: 形成至少一槽於該晶圓中,供切割該晶圓; 形成延伸金屬整,電性接觸該至少一該複數麵體電路元 件; 形成一第一導電凸塊於該延伸金屬墊上; 形成一弟一導電凸塊於該第一導電凸塊上; 形成一表面金屬層於該第二導電凸塊上; 形成一絕緣層於該複數個積體電路元件上方與該至少一槽 中;以及 20 1364793 案號:96116302 100年7月29曰修正-替換頁 用該至少一槽切割該晶圓,以形成複數個已封裝晶片; 其中該絕緣層覆蓋該至少一該複數個積體電路元件之一側 璧,以及其中該形成一第一導電凸塊於該延伸金屬墊上之步驟與 該形成-第二導電凸塊於該第一導電凸塊上之步驟之至少一包含 形成一導電凸塊具複數個金屬顆粒與一高分子化合物。 34. 如請求項33所述之方法,更包含: • 、组裝至少-該複數個已封裝晶片於一基板,該基板具一互聯 結構。 35. 如請求項34所述之方法,其中該互聯結構之一材料係鲜材、 銀朦、或其組合。 36. 如胃$項34所述之方法’其♦該基板係—撓性印刷電路板、 參印刷電路板、或陶瓷基板。 τ接八7項34所述之方法’其_输裝步驟包麵表面黏著技 術接合5亥至少一該複數個已封裝晶片與該互聯結構。 38.如請求項33所述之方法,更包含: 形成一金屬壁於該第一導電凸塊上。 21 1364793 索號:96116302 100年7月29曰修正-替換頁 39. 如请求項33所述之方法,更包含·· 形成-销駐少—該減個親魏元件與該延仲金 屬/間’供觀_她_卿-碰輸電路元 件; 其中該延伸金屬墊之一面積大於該金屬墊之-面積。 40. 如請求項39所述之方法,更包含: 減保㈣於駐少—該複脑髓電路元件與該延 屬墊間。 ' 如明求項33所述之方法,其中該複數個金屬麵係銅、錄、 銀、金顆粒、或其紐_合。 如-月求項33所述之方法,其中該複數個金屬顆粒之 於Ϊ至1〇微米間。 /求項33所述之方法’其巾該高分子化合物係環氧樹脂、 液晶尚分子、或其組合。 ’如明求項33所述之方法’其中該複數個金屬顆粒與該高分子 22 1364793 1n 案號·· 96116302 10〇年7月29日修正-替換頁 化合物之一體積比係至少85.15 45.如請求項33所述之方法 伸金屬塾上之步鄉,與 上之步騾,八別勺人,〃苐-導電凸塊於該第-導電凸塊 上之步驟刀別包含印刷形成該第一導電 上’以及印刷形成該第二導電凸塊於該第-導電凸:。 Γ^Π33Γ述之方法,其中該延伸金屬塾之—材料係欽、 鈦鎢CT金、鉻、銅、或其組合。 π如π求項33所述之方法,其中該絕緣層之—材 脂、聚亞醜胺、苯并環丁院、液晶高分子、或其組合。_ n/m其中r成—絕緣層於該複數個積 …千上方與赶槽中之步驟,包含印刷形成—絕緣舞 於》亥複數個積體電路元件上方與該至少一槽中。 49·如請求項33所述之方法,其中該表面金屬層之-材料係鎳、 金、或其組合。 ” 见如請求項38所述之方法,其中該金屬壁之一材料係錄、鋼 23 1364793 案號:96116302 100年7月29日修正-替換頁 金、或其組合。 51. 如請求項39所述之方法,其中該金屬墊之一材料係鋁。 52. 如請求項40所述之方法,其中該保護層之一材料係氮氧化矽。24
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW096116302A TWI364793B (en) | 2007-05-08 | 2007-05-08 | Package structure for integrated circuit device and method of the same |
US12/116,152 US7772698B2 (en) | 2007-05-08 | 2008-05-06 | Package structure for integrated circuit device |
JP2008121686A JP2008288583A (ja) | 2007-05-08 | 2008-05-07 | 集積回路素子パッケージ構造及びその製造方法 |
US12/826,510 US20100267204A1 (en) | 2007-05-08 | 2010-06-29 | Package structure for integrated circuit device and method of the same |
JP2012004517U JP3178881U (ja) | 2007-05-08 | 2012-07-24 | 集積回路素子パッケージ構造 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW096116302A TWI364793B (en) | 2007-05-08 | 2007-05-08 | Package structure for integrated circuit device and method of the same |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200845201A TW200845201A (en) | 2008-11-16 |
TWI364793B true TWI364793B (en) | 2012-05-21 |
Family
ID=39968773
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW096116302A TWI364793B (en) | 2007-05-08 | 2007-05-08 | Package structure for integrated circuit device and method of the same |
Country Status (3)
Country | Link |
---|---|
US (2) | US7772698B2 (zh) |
JP (2) | JP2008288583A (zh) |
TW (1) | TWI364793B (zh) |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE69825447T2 (de) | 1997-05-15 | 2005-09-15 | Palomar Medical Technologies, Inc., Burlington | Gerät zur dermatologischen behandlung |
TWI364793B (en) * | 2007-05-08 | 2012-05-21 | Mutual Pak Technology Co Ltd | Package structure for integrated circuit device and method of the same |
US9142533B2 (en) | 2010-05-20 | 2015-09-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate interconnections having different sizes |
TWI419284B (zh) * | 2010-05-26 | 2013-12-11 | Chipmos Technologies Inc | 晶片之凸塊結構及凸塊結構之製造方法 |
US8829676B2 (en) * | 2011-06-28 | 2014-09-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect structure for wafer level package |
US9425136B2 (en) | 2012-04-17 | 2016-08-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Conical-shaped or tier-shaped pillar connections |
US9646923B2 (en) | 2012-04-17 | 2017-05-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor devices, methods of manufacture thereof, and packaged semiconductor devices |
US9299674B2 (en) | 2012-04-18 | 2016-03-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bump-on-trace interconnect |
US9111817B2 (en) | 2012-09-18 | 2015-08-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bump structure and method of forming same |
US10555720B2 (en) * | 2012-12-28 | 2020-02-11 | Volcano Corporation | Intravascular ultrasound imaging apparatus, interface, architecture, and method of manufacturing |
US9041198B2 (en) * | 2013-10-22 | 2015-05-26 | Applied Materials, Inc. | Maskless hybrid laser scribing and plasma etching wafer dicing process |
CN105097566A (zh) * | 2015-07-01 | 2015-11-25 | 华进半导体封装先导技术研发中心有限公司 | 一种晶圆级扇出封装的制作方法 |
US10522505B2 (en) | 2017-04-06 | 2019-12-31 | Advanced Semiconductor Engineering, Inc. | Semiconductor device package and method for manufacturing the same |
Family Cites Families (45)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2653179B2 (ja) * | 1989-08-21 | 1997-09-10 | 富士電機株式会社 | 集積回路装置用バンプ電極の製造方法 |
JPH06151438A (ja) * | 1992-11-12 | 1994-05-31 | Tanaka Kikinzoku Kogyo Kk | 感光性導電ペーストによるバンプ形成方法 |
JP3351706B2 (ja) * | 1997-05-14 | 2002-12-03 | 株式会社東芝 | 半導体装置およびその製造方法 |
US6740960B1 (en) * | 1997-10-31 | 2004-05-25 | Micron Technology, Inc. | Semiconductor package including flex circuit, interconnects and dense array external contacts |
JP3516592B2 (ja) * | 1998-08-18 | 2004-04-05 | 沖電気工業株式会社 | 半導体装置およびその製造方法 |
US6316952B1 (en) * | 1999-05-12 | 2001-11-13 | Micron Technology, Inc. | Flexible conductive structures and method |
US6593658B2 (en) * | 1999-09-09 | 2003-07-15 | Siliconware Precision Industries, Co., Ltd. | Chip package capable of reducing moisture penetration |
JP2001085361A (ja) * | 1999-09-10 | 2001-03-30 | Oki Electric Ind Co Ltd | 半導体装置およびその製造方法 |
JP3455762B2 (ja) * | 1999-11-11 | 2003-10-14 | カシオ計算機株式会社 | 半導体装置およびその製造方法 |
JP2001176899A (ja) * | 1999-12-21 | 2001-06-29 | Sanyo Electric Co Ltd | 半導体装置の製造方法 |
US6717245B1 (en) * | 2000-06-02 | 2004-04-06 | Micron Technology, Inc. | Chip scale packages performed by wafer level processing |
JP2002289768A (ja) * | 2000-07-17 | 2002-10-04 | Rohm Co Ltd | 半導体装置およびその製法 |
US6713859B1 (en) * | 2000-09-13 | 2004-03-30 | Intel Corporation | Direct build-up layer on an encapsulated die package having a moisture barrier structure |
JP4183375B2 (ja) * | 2000-10-04 | 2008-11-19 | 沖電気工業株式会社 | 半導体装置及びその製造方法 |
US6844957B2 (en) * | 2000-11-29 | 2005-01-18 | International Business Machines Corporation | Three level stacked reflective display |
US7498196B2 (en) * | 2001-03-30 | 2009-03-03 | Megica Corporation | Structure and manufacturing method of chip scale package |
JP3660275B2 (ja) * | 2001-06-14 | 2005-06-15 | シャープ株式会社 | 半導体装置およびその製造方法 |
US6818475B2 (en) * | 2001-10-22 | 2004-11-16 | Wen-Kun Yang | Wafer level package and the process of the same |
US6908784B1 (en) * | 2002-03-06 | 2005-06-21 | Micron Technology, Inc. | Method for fabricating encapsulated semiconductor components |
TWI232560B (en) * | 2002-04-23 | 2005-05-11 | Sanyo Electric Co | Semiconductor device and its manufacture |
JP3951845B2 (ja) * | 2002-07-24 | 2007-08-01 | カシオ計算機株式会社 | 半導体装置の製造方法 |
US6903442B2 (en) * | 2002-08-29 | 2005-06-07 | Micron Technology, Inc. | Semiconductor component having backside pin contacts |
US6649445B1 (en) * | 2002-09-11 | 2003-11-18 | Motorola, Inc. | Wafer coating and singulation method |
US8269329B2 (en) * | 2003-07-24 | 2012-09-18 | Via Technologies, Inc. | Multi-chip package |
US7034394B2 (en) * | 2003-10-08 | 2006-04-25 | Intel Corporation | Microelectronic assembly having thermoelectric elements to cool a die and a method of making the same |
KR100604848B1 (ko) * | 2004-04-30 | 2006-07-31 | 삼성전자주식회사 | 솔더 범프와 골드 범프의 접합을 갖는 시스템 인 패키지및 그 제조방법 |
JP2005340655A (ja) * | 2004-05-28 | 2005-12-08 | Shinko Electric Ind Co Ltd | 半導体装置の製造方法および半導体基板の支持構造体 |
US7170187B2 (en) * | 2004-08-31 | 2007-01-30 | International Business Machines Corporation | Low stress conductive polymer bump |
JP4607531B2 (ja) * | 2004-09-29 | 2011-01-05 | カシオマイクロニクス株式会社 | 半導体装置の製造方法 |
US7160756B2 (en) * | 2004-10-12 | 2007-01-09 | Agency For Science, Techology And Research | Polymer encapsulated dicing lane (PEDL) technology for Cu/low/ultra-low k devices |
JP4731191B2 (ja) * | 2005-03-28 | 2011-07-20 | 富士通セミコンダクター株式会社 | 半導体装置及び半導体装置の製造方法 |
US7659612B2 (en) * | 2006-04-24 | 2010-02-09 | Micron Technology, Inc. | Semiconductor components having encapsulated through wire interconnects (TWI) |
US7648847B2 (en) * | 2006-06-26 | 2010-01-19 | Hamilton Sundstrand Corporation | In-situ monitoring and method to determine accumulated printed wiring board thermal and/or vibration stress fatigue using a mirrored monitor chip and continuity circuit |
US7626269B2 (en) * | 2006-07-06 | 2009-12-01 | Micron Technology, Inc. | Semiconductor constructions and assemblies, and electronic systems |
US7935568B2 (en) * | 2006-10-31 | 2011-05-03 | Tessera Technologies Ireland Limited | Wafer-level fabrication of lidded chips with electrodeposited dielectric coating |
US20080197480A1 (en) * | 2007-02-16 | 2008-08-21 | Advanced Chip Engineering Technology Inc. | Semiconductor device package with multi-chips and method of the same |
US20080197474A1 (en) * | 2007-02-16 | 2008-08-21 | Advanced Chip Engineering Technology Inc. | Semiconductor device package with multi-chips and method of the same |
US7833881B2 (en) * | 2007-03-02 | 2010-11-16 | Micron Technology, Inc. | Methods for fabricating semiconductor components and packaged semiconductor components |
TWI364793B (en) * | 2007-05-08 | 2012-05-21 | Mutual Pak Technology Co Ltd | Package structure for integrated circuit device and method of the same |
US7727875B2 (en) * | 2007-06-21 | 2010-06-01 | Stats Chippac, Ltd. | Grooving bumped wafer pre-underfill system |
US7838424B2 (en) * | 2007-07-03 | 2010-11-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Enhanced reliability of wafer-level chip-scale packaging (WLCSP) die separation using dry etching |
US7713861B2 (en) * | 2007-10-13 | 2010-05-11 | Wan-Ling Yu | Method of forming metallic bump and seal for semiconductor device |
JP4596001B2 (ja) * | 2007-12-12 | 2010-12-08 | カシオ計算機株式会社 | 半導体装置の製造方法 |
JP5175803B2 (ja) * | 2009-07-01 | 2013-04-03 | 新光電気工業株式会社 | 半導体装置の製造方法 |
US8952519B2 (en) * | 2010-01-13 | 2015-02-10 | Chia-Sheng Lin | Chip package and fabrication method thereof |
-
2007
- 2007-05-08 TW TW096116302A patent/TWI364793B/zh active
-
2008
- 2008-05-06 US US12/116,152 patent/US7772698B2/en active Active
- 2008-05-07 JP JP2008121686A patent/JP2008288583A/ja active Pending
-
2010
- 2010-06-29 US US12/826,510 patent/US20100267204A1/en not_active Abandoned
-
2012
- 2012-07-24 JP JP2012004517U patent/JP3178881U/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
US20100267204A1 (en) | 2010-10-21 |
US7772698B2 (en) | 2010-08-10 |
JP2008288583A (ja) | 2008-11-27 |
US20080277785A1 (en) | 2008-11-13 |
TW200845201A (en) | 2008-11-16 |
JP3178881U (ja) | 2012-10-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI364793B (en) | Package structure for integrated circuit device and method of the same | |
TWI293499B (en) | Three dimensional package and method of making the same | |
TWI272712B (en) | Method for manufacturing semiconductor device and semiconductor device | |
TWI287274B (en) | Three dimensional package and method of making the same | |
TWI248140B (en) | Semiconductor device containing stacked semiconductor chips and manufacturing method thereof | |
TWI271831B (en) | Multilevel semiconductor module and method for fabricating the same | |
TWI311348B (en) | Semiconductor device | |
TWI332258B (en) | Controlling flip-chip techniques for concurrent ball bonds in semiconductor devices | |
TW200814288A (en) | Semiconductor device and manufacturing method thereof | |
CN107452695A (zh) | 半导体封装 | |
JP3772984B2 (ja) | 電子装置及びその製造方法、回路基板並びに電子機器 | |
TW200950040A (en) | Electronics device package and method for fabricating thereof | |
JP2008258383A (ja) | 半導体装置及びその製造方法 | |
TW200820385A (en) | Semiconductor device and method for making the same | |
TW200841387A (en) | Semiconductor device and manufacturing method thereof | |
JP2010103300A (ja) | 半導体装置及びその製造方法 | |
WO2006016449A1 (ja) | 電子装置およびそれを用いた半導体装置、ならびに半導体装置の製造方法 | |
TW200913207A (en) | Semiconductor package and method for manufacturing the same | |
TW201208013A (en) | Semiconductor package and manufacturing method thereof | |
TWI258867B (en) | Preparation of front contact for surface mounting | |
JP4420965B1 (ja) | 半導体装置内蔵基板の製造方法 | |
JP2004281539A (ja) | 電子装置及びその製造方法、回路基板並びに電子機器 | |
CN109003946A (zh) | 封装结构及其制造方法 | |
TWI330884B (en) | Chip package | |
TWI254395B (en) | Chip structure and wafer structure |