TW288118B - - Google Patents

Info

Publication number
TW288118B
TW288118B TW084112272A TW84112272A TW288118B TW 288118 B TW288118 B TW 288118B TW 084112272 A TW084112272 A TW 084112272A TW 84112272 A TW84112272 A TW 84112272A TW 288118 B TW288118 B TW 288118B
Authority
TW
Taiwan
Application number
TW084112272A
Original Assignee
Toshiba Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Co Ltd filed Critical Toshiba Co Ltd
Application granted granted Critical
Publication of TW288118B publication Critical patent/TW288118B/zh

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14—Protection against unauthorised use of memory or access to memory
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14—Protection against unauthorised use of memory or access to memory
    • G06F12/1408—Protection against unauthorised use of memory or access to memory by using cryptography
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/22—Safety or protection circuits preventing unauthorised or accidental access to memory cells
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/20—Address safety or protection circuits, i.e. arrangements for preventing unauthorized or accidental access

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Read Only Memory (AREA)
  • Semiconductor Memories (AREA)
  • Storage Device Security (AREA)
TW084112272A 1994-10-15 1995-11-18 TW288118B (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP27597194A JPH08115265A (ja) 1994-10-15 1994-10-15 半導体記憶装置及びその製造方法

Publications (1)

Publication Number Publication Date
TW288118B true TW288118B (zh) 1996-10-11

Family

ID=17562975

Family Applications (1)

Application Number Title Priority Date Filing Date
TW084112272A TW288118B (zh) 1994-10-15 1995-11-18

Country Status (7)

Country Link
US (1) US5579279A (zh)
EP (1) EP0707317B1 (zh)
JP (1) JPH08115265A (zh)
KR (1) KR100192632B1 (zh)
CN (1) CN1054457C (zh)
DE (1) DE69524529T2 (zh)
TW (1) TW288118B (zh)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100611955B1 (ko) * 1999-07-20 2006-08-11 삼성전자주식회사 스크램블러
JP3872626B2 (ja) 2000-02-14 2007-01-24 シャープ株式会社 メモリ装置
JP4052895B2 (ja) * 2002-08-07 2008-02-27 シャープ株式会社 メモリセル情報の読み出し回路および半導体記憶装置
JP2004220721A (ja) * 2003-01-16 2004-08-05 Matsushita Electric Ind Co Ltd 半導体記憶装置
JP2007272943A (ja) * 2006-03-30 2007-10-18 Matsushita Electric Ind Co Ltd 不揮発性半導体記憶装置

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4346459A (en) * 1980-06-30 1982-08-24 Inmos Corporation Redundancy scheme for an MOS memory
GB2129586B (en) * 1982-11-01 1986-04-30 Robert Andrew Mclaren Improvements in or relating to memory systems
US4583196A (en) * 1983-10-28 1986-04-15 Honeywell Inc. Secure read only memory
US4843026A (en) * 1987-09-24 1989-06-27 Intel Corporation Architecture modification for improved ROM security
US5287321A (en) * 1992-01-24 1994-02-15 Vlsi Technology, Inc. Illegal address detector for semiconductor memories
JP3310011B2 (ja) * 1992-03-30 2002-07-29 株式会社東芝 半導体メモリおよびこれを使用した半導体メモリボード
KR970000870B1 (ko) * 1992-12-02 1997-01-20 마쯔시다덴기산교 가부시기가이샤 반도체메모리장치
JPH0765139A (ja) * 1993-08-23 1995-03-10 Mitsubishi Electric Corp Ｉｃメモリカード

Also Published As

Publication number Publication date
EP0707317A2 (en) 1996-04-17
KR960015910A (ko) 1996-05-22
US5579279A (en) 1996-11-26
CN1054457C (zh) 2000-07-12
JPH08115265A (ja) 1996-05-07
DE69524529T2 (de) 2002-07-11
EP0707317B1 (en) 2001-12-12
EP0707317A3 (en) 1997-08-06
CN1131324A (zh) 1996-09-18
DE69524529D1 (de) 2002-01-24
KR100192632B1 (ko) 1999-06-15

Similar Documents

Publication Publication Date Title
DK0677466T3 (zh)
EP0666525A3 (zh)
ITMI952755A0 (zh)
DE69535748D1 (zh)
TW277137B (zh)
IN184994B (zh)
TW288118B (zh)
FR2728905B1 (zh)
FR2723605B3 (zh)
FR2727059B1 (zh)
TW275054B (zh)
BY1704C1 (zh)
TW288071B (zh)
EP0662420A3 (zh)
ECSMU940033U (zh)
ITTS940013A0 (zh)
BR7402039U (zh)
BR7402097U (zh)
ECSDI940198S (zh)
ECSDI940192S (zh)
ECSMU940030U (zh)
ECSDI940191S (zh)
ECSMU940035U (zh)
ECSMU940034U (zh)
IN189192B (zh)

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees