TW200637146A - Clock divider and method thereof - Google Patents
Clock divider and method thereofInfo
- Publication number
- TW200637146A TW200637146A TW095112624A TW95112624A TW200637146A TW 200637146 A TW200637146 A TW 200637146A TW 095112624 A TW095112624 A TW 095112624A TW 95112624 A TW95112624 A TW 95112624A TW 200637146 A TW200637146 A TW 200637146A
- Authority
- TW
- Taiwan
- Prior art keywords
- clock
- output
- counter
- clock divider
- circuit
- Prior art date
Links
Landscapes
- Synchronisation In Digital Transmission Systems (AREA)
- Electric Clocks (AREA)
Abstract
A clock divider receiving an input clock to generate an output clock and a method thereof. The clock divider comprises a counter, a gating circuit, and an output circuit. The counter produces an enable signal in a predetermined period. The gating circuit is coupled to the counter, and delivers the input clock as a first intermediate clock according to the enable signal. The output circuit is coupled to the gating circuit, and generates the output clock with the first intermediate clock.
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US67068405P | 2005-04-13 | 2005-04-13 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW200637146A true TW200637146A (en) | 2006-10-16 |
Family
ID=37030318
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW095112624A TW200637146A (en) | 2005-04-13 | 2006-04-10 | Clock divider and method thereof |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN100442195C (en) |
| TW (1) | TW200637146A (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105446445B (en) * | 2007-10-11 | 2020-12-01 | 瑞昱半导体股份有限公司 | Digital circuit resetting method and signal generating device |
| CN103684362B (en) * | 2012-09-10 | 2016-05-25 | 联咏科技股份有限公司 | Multiphase clock frequency eliminator |
| CN111934671B (en) * | 2020-09-14 | 2021-01-05 | 四川科道芯国智能技术股份有限公司 | Multi-frequency-point frequency eliminator and control circuit |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2004165757A (en) * | 2002-11-11 | 2004-06-10 | Yaskawa Electric Corp | Clock dividing circuit |
| US6861881B1 (en) * | 2003-09-29 | 2005-03-01 | National Semiconductor Corporation | Fractional clock divider using digital techniques |
-
2006
- 2006-04-10 TW TW095112624A patent/TW200637146A/en unknown
- 2006-04-13 CN CNB2006100736519A patent/CN100442195C/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CN1841258A (en) | 2006-10-04 |
| CN100442195C (en) | 2008-12-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP2161630A3 (en) | Electronic device and method providing improved indication that an alarm clock is in an on condition | |
| TW200618476A (en) | Flip flop circuit & same with scan function | |
| TW200733128A (en) | Temperature sensor using ring oscillator and temperature detection method using the same | |
| TW200620831A (en) | Gated clock logic circuit | |
| MY145952A (en) | Generation of decorrelated signals | |
| WO2012121892A3 (en) | Delay circuitry | |
| TW200623645A (en) | Clock capture in clock synchronization circuitry | |
| WO2008114446A1 (en) | Clock signal selecting circuit | |
| TW200801891A (en) | Dynamic timing adjustment in a circuit device | |
| TW200744318A (en) | Tri-state chopper for frequency conversion | |
| GB2397709B (en) | Period-to-digital converter | |
| WO2009058995A3 (en) | Latch structure and self-adjusting pulse generator using the latch | |
| EP2577477A4 (en) | Integration of processor and input/output hub | |
| TW200630948A (en) | Clock generating circuit and a display device having the same | |
| GB2470693A (en) | Processor having reduced power consumption | |
| TW200727584A (en) | Signal generating system and pulse generator | |
| TW200702969A (en) | Single pin for multiple functional control purposes | |
| TW200725213A (en) | Clock switching circuit | |
| WO2011010146A3 (en) | Real-time clock | |
| EP2329399A4 (en) | Method of analysing an audio signal | |
| TW200723738A (en) | Channel emulating device and channel emulating method | |
| TW200637146A (en) | Clock divider and method thereof | |
| TW200729738A (en) | Calibration circuitry | |
| TW200709564A (en) | Reference voltage generating circuit | |
| TW200618477A (en) | Flip-flop, latch and latching method |