SG100609A1 - Digital/analog conversion output circuit having an offset control circuit - Google Patents
Digital/analog conversion output circuit having an offset control circuitInfo
- Publication number
- SG100609A1 SG100609A1 SG9700707A SG1997000707A SG100609A1 SG 100609 A1 SG100609 A1 SG 100609A1 SG 9700707 A SG9700707 A SG 9700707A SG 1997000707 A SG1997000707 A SG 1997000707A SG 100609 A1 SG100609 A1 SG 100609A1
- Authority
- SG
- Singapore
- Prior art keywords
- digital
- analog conversion
- conversion output
- offset control
- control circuit
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/10—Calibration or testing
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Analogue/Digital Conversion (AREA)
- Amplifiers (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8088848A JPH09261053A (en) | 1996-03-18 | 1996-03-18 | D/a conversion output circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
SG100609A1 true SG100609A1 (en) | 2003-12-26 |
Family
ID=13954409
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SG9700707A SG100609A1 (en) | 1996-03-18 | 1997-03-12 | Digital/analog conversion output circuit having an offset control circuit |
Country Status (3)
Country | Link |
---|---|
JP (1) | JPH09261053A (en) |
KR (1) | KR970068175A (en) |
SG (1) | SG100609A1 (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5894280A (en) * | 1997-02-05 | 1999-04-13 | Vlsi Technology, Inc. | Digital to analog converter offset autocalibration system in a digital synthesizer integrated circuit |
US6262625B1 (en) * | 1999-10-29 | 2001-07-17 | Hewlett-Packard Co | Operational amplifier with digital offset calibration |
US6154158A (en) * | 1998-06-30 | 2000-11-28 | Qualcomm Incorporated | Digital-to-analog converter D.C. offset correction comparing converter input and output signals |
JP6357241B2 (en) * | 2014-10-03 | 2018-07-11 | パイオニア株式会社 | Offset voltage monitoring apparatus and offset voltage monitoring method |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3031592A1 (en) * | 1980-08-21 | 1982-03-18 | Siemens AG, 1000 Berlin und 8000 München | METHOD FOR ZERO OF BY A operational amplifier REALIZED analog value A USING A DIGITAL-ANALOG CONVERTER AFTER ITERATIVPRINZIP WORKING ANALOG-DIGITAL CONVERTER, ESPECIALLY WHEN ITS MEMBERSHIP OF A DEVICE FOR ANALOG-TO-DIGITAL CONVERSION AND VICE VERSA FOR DIGITAL-ANALOG CONVERSION ( CODEC) |
JPS62249527A (en) * | 1986-04-23 | 1987-10-30 | Hitachi Micro Comput Eng Ltd | Analog singnal input/output circuit |
JPH01185004A (en) * | 1988-01-19 | 1989-07-24 | Fuji Facom Corp | System for compensating multistage offset |
JPH0417415A (en) * | 1990-05-11 | 1992-01-22 | Toshiba Corp | Digital analog converter |
-
1996
- 1996-03-18 JP JP8088848A patent/JPH09261053A/en not_active Withdrawn
-
1997
- 1997-03-12 SG SG9700707A patent/SG100609A1/en unknown
- 1997-03-17 KR KR1019970008987A patent/KR970068175A/en not_active Application Discontinuation
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3031592A1 (en) * | 1980-08-21 | 1982-03-18 | Siemens AG, 1000 Berlin und 8000 München | METHOD FOR ZERO OF BY A operational amplifier REALIZED analog value A USING A DIGITAL-ANALOG CONVERTER AFTER ITERATIVPRINZIP WORKING ANALOG-DIGITAL CONVERTER, ESPECIALLY WHEN ITS MEMBERSHIP OF A DEVICE FOR ANALOG-TO-DIGITAL CONVERSION AND VICE VERSA FOR DIGITAL-ANALOG CONVERSION ( CODEC) |
JPS62249527A (en) * | 1986-04-23 | 1987-10-30 | Hitachi Micro Comput Eng Ltd | Analog singnal input/output circuit |
JPH01185004A (en) * | 1988-01-19 | 1989-07-24 | Fuji Facom Corp | System for compensating multistage offset |
JPH0417415A (en) * | 1990-05-11 | 1992-01-22 | Toshiba Corp | Digital analog converter |
Also Published As
Publication number | Publication date |
---|---|
JPH09261053A (en) | 1997-10-03 |
KR970068175A (en) | 1997-10-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
AU683198B2 (en) | Integrated circuit analog to digital converter | |
GB9609489D0 (en) | Digital to analogue converter | |
DE69505515D1 (en) | LOW VOLTAGE CMOS ANALOG DIGITAL CONVERTER | |
TW447807U (en) | Voltage level converting circuit | |
GB2319915B (en) | Analogue to digital converter system | |
AU5422798A (en) | Cyclic analog-to-digital conversion | |
AU2662299A (en) | Analog-to-digital converter circuit | |
AU3782095A (en) | An analog to digital converter circuit | |
AU7181898A (en) | Multi-anode time to digital converter | |
EP0829966A4 (en) | Output circuit | |
GB9607229D0 (en) | Analogue to digital converter | |
TW465874U (en) | Digital/analog conversion circuit | |
SG100609A1 (en) | Digital/analog conversion output circuit having an offset control circuit | |
GB9804975D0 (en) | Conversion between analogue and digital controls | |
SG69998A1 (en) | Analog delay circuit | |
IL118137A (en) | Digital raster converter | |
SG65628A1 (en) | Digital horizontal flyback control circuit | |
GB2330707B (en) | Digital to analogue converter | |
GB2295512B (en) | An analog to digital converter circuit | |
ZA975930B (en) | Converter circuit arrangement. | |
GB2304245B (en) | Digital I-Q converter circuit | |
TW403266U (en) | High speed analog /digital converter | |
GB9804181D0 (en) | Digital/analogue conversion | |
DE69414538D1 (en) | Digital / analog converter circuit | |
IL115657A0 (en) | An analogue to digital converter |